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ABSTRACT 
 
 Single walled carbon nanotubes (SWNTs) have garnered substantial interest in the 
electronic materials research community due to their unparalleled intrinsic electrical properties. In 
particular, aligned arrays of SWNTs grown via chemical vapor deposition (CVD) on quartz enable 
device uniformity and wafer scale integration with existing commercial semiconductor processing 
methods. However, major crucial roadblocks continue to hinder the incorporation of SWNTs in 
commercial electronics. 
First, co-existence of metallic and semiconducting SWNTs results in thin film transistors 
with unacceptably poor switching ratios. Demanding device metrics in high performance and 
complex integrated electrical devices, sensors, and other applications dictate the necessity of 
pristine, purely semiconducting arrays of SWNTs. Here we present a simple, robust process that 
yields pristine arrays of purely semiconducting SWNTs (s-SWNTs) by use of irradiation with an 
infrared laser. Systematic experimental studies and computational modeling of the thermal physics 
reveal all essential aspects of this process. We also demonstrate high performance thin film 
transistors using purified s-SWNTs arrays.  
Second, low spatial density of SWNTs in aligned arrays grown on quartz limits the current 
density necessary for high performance modern electronics. We present an advanced, precisely 
aligned iterative transfer printing process for densification of aligned arrays. This process 
incorporates new polymeric encapsulation media, resulting in substantially cleaner substrates. 
Lastly, we describe new results on the advanced development of soft lithography 
techniques with the ability to transfer print aligned arrays of SWNTs onto alternative substrates 
after synthesis and processing, thereby completing a direct pathway to achieve complex, high 
performance, and highly integrated SWNT electronics, sensors, or other devices.  
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CHAPTER 1  
INTRODUCTION 
The core goal of this doctoral work is to develop techniques to overcome the most daunting 
challenges for the realization of high performance single-walled carbon nanotube (SWNT) thin-
film transistors (TFTs) for advanced electronics. This introduction sets the foundation for this 
doctoral research by first presenting background information for structure, electronic properties, 
synthesis, assembly, purification and integration of SWNTs for electronics. Next, we discuss the 
motivation for this work and define the main challenges in the field. Finally, we provide an 
overview of various approaches we have developed to overcome these challenges. 
1.1  The Structure of SWNTs 
Carbon nanotubes are a subset of a unique class of nanomaterials comprised solely of sp2 
bonded carbon atoms. Conceptually, the simplest form of material in this class is graphene (Figure 
1.1), a two-dimensional (2D) nanomaterial comprised of a single sheet of sp2 bonded carbon tightly 
packed into a honeycomb structure. The SWNT, schematically shown in Figure 1.1c and 1.1d, is 
the tubular form of the same structure and a quasi-one-dimensional (1D) nanomaterial. Unlike 
graphene, however, SWNTs take many distinct forms. Vectors shown in Figure 1.1a, known as 
chiral vectors, indicate possible paths along which the circumference of a SWNT can be formed. 
Formation of SWNTs with different chiral vectors results in distinct chiralities, which are referred 
to by their chiral vector indices, (m, n). Due to their unique molecular structure, SWNTs have 
exceptional mechanical properties along the axial direction, and are one of the strongest materials 
in nature, with tensile strength of up to ~100 GPa[1] and Young’s modulus of 1.25 TPa[2]. These 
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properties make SWNTs not only attractive for traditional rigid wafer-based electronics, but also 
for unconventional flexible electronics. 
1.2  Electronic Properties of SWNTs 
As a direct result of their sp2 bonded carbon structure, this class of nanomaterials has 
peculiar and astounding electronic properties. Graphene is commonly known as a zero band-gap 
semiconductor. Its electronic band structure, calculated by the tight-binding model[3-5] and later 
experimentally confirmed[6], is shown in Figure 1.1b. At low energies, the band structure takes 
the shape of cones, which meet at K points at the Fermi surface in the Brillouin zone. These points 
are also known as Dirac points. Furthermore, graphene is often referred to as a ballistic conductor 
due to quantum size effects arising from its monolayer structure; ultrahigh mobilities of greater 
than 200,000 cm2 V-1 s-1 in suspended structures[7] and greater than 15,000 cm2 V-1 s-1 on SiO2[8] 
have been measured. 
SWNTs derive their band structures, and their electronic properties, directly from graphene. 
Due to the quasi-1D nature of SWNTs, their lattice structure along the circumference is periodic. 
As a result, the momentum of electrons moving around the circumference is quantized, limiting 
the band structure to slices through the graphene band structure[9], shown in Figure 1.1b. The 
chirality of the SWNT determines the periodicity of the lattice structure and therefore, the location 
of the slice. Chiralities that result in slices taken through Dirac points are metallic SWNTs (m-
SWNTs), while those that do not, are semiconducting SWNTs (s-SWNTs), as shown in Figure 
1.1c and d, respectively. In any random sample of SWNTs, 1/3 are metallic and 2/3 are 
semiconducting[10]. For electronic applications, it is this variation in electronic structure that gives 
SWNTs their primary advantage but also their greatest fault. Due to their structural similarities, 
SWNTs retain the excellent transport characteristics of graphene. For single tube TFTs, mobilities 
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as high as 79,000 cm2 V-1 s-1[11] and current densities as high as 109 A/cm2[12] have been reported. 
Unlike graphene, however, as synthesized s-SWNTs have significant band gaps, and therefore 
have direct practical applications as active elements in TFTs. Individual s-SWNTs can exhibit 
switching ratios of greater than 106[3]. However, the presence of m-SWNTs, which act as short 
circuits in transistors, is the greatest challenge to implementing SWNTs in high performance 
electronics today and will be discussed in detail later in this chapter.  
Furthermore, the large variety of SWNTs also leads to a wide range of materials properties. 
This is particularly problematic in electronic applications, where device uniformity and yield are 
crucial for commercial fabrication. Specifically, the diameter of SWNTs is related to chirality by 
the relationship 𝑑 =
𝑎
𝜋
√𝑛2 + 𝑛𝑚 + 𝑛2 where 𝑎 = 0.246 nm, the lattice parameter for sp2 bonded 
carbon[9]. As the diameter of SWNTs increases, mobility increases and contact resistance 
decreases, which increases conductivity[9, 13]. However, for s-SWNTs, band gap decreases with 
increasing diameter resulting in semi-metallic SWNTs with poor switching ratios. This complex 
set of variations in electronic properties is difficult to mitigate for applications for TFTs. Often, 
large numbers of SWNTs are used in parallel to reduce device to device variability through 
statistical averaging[6, 14, 15]. 
1.3  Synthesis of SWNTs 
SWNTs are most commonly synthesized via chemical vapor deposition (CVD). Many 
variations of CVD growth schemes exist[16-22], but all employ similar steps. Most often, 
transitional metal or metal alloy (Fe, Ni, Mo, Co) nanoparticles are deposited onto inert, refractory 
substrates, acting as catalyst ‘seeds’ for SWNT growth. Carbon containing precursor gases (such 
as CO, CH4, C2H2, C2H4, C2H6) or inert gases bubbled through ethanol are flowed over the 
substrate in a high temperature environment to complete the growth. 
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Although the detailed growth mechanism of SWNTs has been studied extensively, 
consensus on a single mechanism has not emerged. The most popular theory is illustrated in Figure 
1.2[23, 24]. Precursor gas decomposes at the surface of the catalyst particles. The released carbon 
atoms adsorb and diffuse into the nanoparticle until the catalyst is supersaturated[25]. After 
supersaturation, solid carbon precipitates from the particle, forming thermodynamically stable sp2 
bonds. If the precipitation rate is slower than or at equilibrium with the carbon diffusion rate, 
graphitic layers form around the catalyst particle. If the nanoparticle becomes fully encapsulated, 
catalyst deactivation may occur due to its the inability to adsorb additional precursors. On the other 
hand, if the precipitation rate exceeds the diffusion rate, nanotube growth will occur. 
The growth mechanism has generally been classified into two categories: root and tip 
growth[26]. In the root growth scheme, as illustrated in Figure 1.2a, the catalyst particle is pinned 
to the substrate and the nanotube is extruded away from the substrate. In the tip growth scheme, 
shown in Figure 1.2b, the particle is lifted off the substrate and remains at the tip of the nanotube. 
The predominance of each type of growth is largely dependent on the substrate-catalyst interaction.  
Nanoparticle sizes determine the size and type of the growth, as seen in Figure 1.2c. 
Diameters of approximately 1 nm or less solely result in growth of SWNTs. Larger nanoparticles 
ranging from 10 nm to 50 nm facilitate growth of multi-walled nanotubes (MWNTs). Catalysts 
larger than 50 nm do not yield nanotubes at all. Instead, they form “nano-onions” in which the 
catalyst particles are entirely covered by amorphous carbon. Catalyst composition has been studied 
in rigorous detail but all compositions have been found to yield similar results. Of note, some 
bimetallic catalysts, such as Co-Mo[16], Fe-Mo[21], and Fe-Co[22], have been observed to 
marginally increase yield. 
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1.4  SWNT Thin Film Geometries 
Thin films are the ideal geometry for SWNT electronics, allowing for compatibility with 
current semiconducting fabrication and characterization technologies, while simultaneously 
exploiting the superior intrinsic electrical and mechanical properties of SWNTs to their full 
potential. Device performance, however, varies drastically depending on film quality and 
geometry – properties solely determined by synthesis and processing methods. 
1.4.1  Random Networks 
The random network is the simplest and easiest SWNT thin film geometry to visualize. In 
this geometry, SWNTs are randomly oriented with respect to each other and form webs or 
networks. Figure 1.3 shows various techniques used to assemble random network SWNT thin 
films[27-32], including direct CVD growth on amorphous substrates, filtering, evaporation, spin 
coating, drop casting, and inkjet printing. These techniques all yield similar film properties, as 
described below.  
Devices fabricated with random network films rely on percolation pathways through 
multiple SWNTs[33]. This effectively masks the effects of variations among SWNT species. Any 
given percolation pathway only requires a single s-SWNT segment to exhibit high switching ratios. 
However, due to the sheer number of SWNTs required to achieve moderate current densities, it is 
statistically likely that there exist purely m-SWNT percolation pathways, resulting in a short circuit 
and poor switching ratios (typically <10). Due to the statistically higher occurrence of s-SWNTs 
(2/3) vs. m-SWNTs (1/3), one can reduce the number of purely m-SWNT percolation pathways 
by increasing the ratio of channel length to channel width. Although some success has been 
achieved using this technique[27], it is fundamentally impossible to integrate these geometries into 
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high performance TFTs required for modern commercial electronic applications, which require 
short channels. 
Even more problematic with random network SWNTs, however, are the nanotube to 
nanotube junctions present in the film. Measurements on crossed SWNTs show that resistance at 
metal/metal junctions or semiconducting/semiconducting junctions is approximately 200 to 400 
kOhm[34]. Metal/semiconducting junctions are ~2 orders of magnitude more resistive, due to 
Schottky barriers[34]. For reference, experimental measurements indicate resistances of only 6 
kOhm/µm along individual m-SWNTs[35]. As a result of these tremendous junction resistances, 
TFTs based on random network SWNTs have extremely poor device characteristics. Mobilities 
are typically less than 150 cm2 V-1 s-1[27, 36], many orders of magnitude less than that of intrinsic 
SWNTs. 
1.4.2  Aligned Arrays 
For the reasons described above, horizontal alignment of SWNTs is crucial for high 
performance TFT applications. It is imperative to achieve a high degree of alignment to avoid any 
nanotube to nanotube junctions that severely degrade device performance. Simultaneously, it is 
equally critical to maintain the pristine condition of SWNTs so as to preserve their superior 
intrinsic properties. A wide array of alignment techniques, as well as their advantages and 
disadvantages, are discussed below. 
1.4.2.1  Solution-based Alignment Techniques 
Alignment from solution can be achieved in several ways. The simplest method is 
accomplished during controlled flocculation (cF). Liquids miscible with the suspending solvent 
are added to a SWNT suspension. These liquids interact with the surfactant, disrupting its ability 
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to stabilize the SWNTs and driving the SWNTs out of solution. When cF is applied while the 
solution is being cast onto a spinning substrate, the forces of the spinning fluid facilitate the 
alignment of SWNTs deposited onto the substrate[30]. Although simple and direct, this technique 
leads to poor alignment, sparse films, and bundling of multiple SWNTs, as seen in Figure 1.4a. 
More commonly, electric fields are applied for promotion of alignment, such as those 
utilized in alternating current (ac) dielectrophoresis[37, 38]. SWNT suspensions are dropped or 
cast over electrodes under bias. The resulting electrical field induces dipole moments and forces 
the SWNTs to align with the field lines. Such a result is shown in Figure 1.4b. Although an 
improvement upon cF, alignment resulting from application of electric fields is still poor, and 
bundling is apparent. 
Finally, the Langmuir-Blodgett method[39] and its derivatives[40] can also be used to 
assemble the highest quality solution-based aligned SWNT films. In this method, monolayer thin 
films are formed at the air-liquid interface and subsequently transferred onto a solid substrate. The 
compression forces applied when forming the monolayer on the liquid interface cause the SWNTs 
to align, normal to the direction of the force. Such results are shown in Figure 1.4c. Degree of 
alignment is relatively high and the film is of high quality. 
Alignment of SWNTs from solution, however, presents fundamental challenges associated 
with the quality of SWNTs after processing. Solution encapsulation of SWNTs requires extreme 
sonication, resulting in short, highly defective segments that are rarely longer than 2 µm. Devices 
incorporating solution-deposited SWNTs have extremely poor mobilities (~25 cm2 V-1 s-1)[40]. 
Consequently, these alignment schemes are not feasible for high performance electronic 
applications. 
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1.4.2.2  Aligned Arrays from CVD Growth 
Aligned arrays can be achieved directly from CVD growth, without any additional 
processing. The first techniques to do so utilized flow alignment, in which directionality of the 
precursor gases was used to guide SWNT growth on amorphous substrates[41-45]. An example is 
shown in Figure 1.5a. This technique can be used to grow extremely long nanotubes up to tens of 
centimeters in length[46-48]. However, extremely precise control of gas flow and CVD chamber 
conditions is necessary to obtain optimal alignment. Furthermore, the resulting yield is extremely 
low, with few SWNTs sparsely distributed on the substrate. 
Similar to the aforementioned solution-based alignment techniques, electric fields can also 
be used to promote alignment of SWNTs during CVD growth[49, 50]. Catalyst particles are 
elevated above the substrate with a spacer element, allowing SWNTs to grow suspended across 
two electrodes. Electric fields of ~2 V/µm induce torque and promote the SWNTs to align[50]. 
The resulting SWNTs (Fig. 1.5b) are again sparsely distributed and the suspended nature of the 
SWNTs makes for difficult integration into traditional TFT geometries.  
Finally, aligned growth can be mediated by interactions between the SWNTs and the 
growth substrate. SWNTs have strong anisotropic van der Waals interactions with certain specially 
cut crystalline substrates, promoting extremely high degrees of alignment. Using this technique, 
aligned growth has been accomplished on sapphire[51] and quartz[14, 19]. Catalyst patterned in 
strategic regions allows SWNTs to leave the catalyst region and grow freely on the substrate, 
allowing for the van der Waals interaction to mediate growth direction[52]. Then, similar to non-
aligned CVD techniques, flowing a carbon-carrying precursor gas in a heated environment 
completes the growth. The most successful implementation was carried out on ST-cut quartz, as 
shown in Figure 1.5c, yielding long SWNTs (>100 µm), of which >99.9% are aligned to within 
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0.01º of the preferential growth direction. This degree of alignment is far superior to that achieved 
by any other method described above. 
Due to the near perfect alignment and pristine condition of SWNTs synthesized in this 
fashion[19, 52], TFTs incorporating the resulting SWNTs exhibit superior performance as 
compared to those incorporating solution-based SWNTs. SWNTs span the entire device channel 
without nanotube-nanotube junctions, yielding devices with drastically reduced channel resistance. 
In this method, no sonication processing is required, and therefore SWNTs retain their excellent 
intrinsic properties. In combination, these two factors yield devices with mobilities of up to 2000 
cm2 V-1 S-1[14], which is almost two orders of magnitude higher than any device fabricated with 
solution-based SWNTs.  
1.5  Challenges 
Three main challenges lie ahead for the application of SWNTs for high performance 
modern electronics. First, as discussed above, CVD growth of SWNTs yields  a heterogeneous 
mixture of electronic types. This is problematic because m-SWNTs act as short circuits in TFTs, 
leading to unacceptably low switching ratios. Therefore, purification processes are necessary to 
obtain purely s-SWNTs for high performance TFTs. Second, high areal densities of SWNTs are 
necessary to satisfy minimum current densities required for high performance electronics. Finally, 
versatile modes of SWNT integration must be developed to reduce fabrication challenges and open 
SWNTs to a wider array of applications. 
1.5.1  Purification 
Removal of m-SWNTs, hereinafter referred to as purification, is a key step for obtaining 
high quality SWNT films for TFTs. This is a particularly challenging roadblock, due to the 
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extremely high purity (>99.9% s-SWNTs) necessary for high performance electronics that require 
switching ratios exceeding 104. A wide variety of approaches to purification have been 
investigated with varying degrees of selectivity. These approaches ultilize optical[53], 
chemical[54-58], electrical[59], or other[60] mechanisms to selectively damage m-SWNTs. 
However, all approaches have significant drawbacks – being either unable to eliminate all m-
SWNTs to achieve 99.9% s-SWNT purity, or severely degrading s-SWNTs during the purification 
process. 
Promising techniques have been developed using significantly more complex schemes. A 
highly successful and efficient technique, known as density gradient ultracentrifugation[61], has 
been widely implemented for solution-based SWNTs. However, purification of CVD-grown 
aligned arrays has been signicantly more challenging. Initially, moderate success was achieved 
using electrical breakdown, but recently, a process known as Thermocapillary-Enhanced 
Purification (TcEP) was used to demonstrate substrates with >99.9% s-SWNTs with little to no 
degradation during processing. The detailed mechanisms as well as merits and shortcomings of 
each method will be discussed below. 
1.5.1.1  Density Gradient Ultracentrifugation 
Density gradient ultracentrifugation (DGU) is the most widely used technique for sorting 
of solution-based SWNTs. In this scheme, SWNTs are stabilized into solution via strong sonication 
in surfactants, of which sodium cholate or sodium dodecyl sulfate are the most commonly used[61, 
62]. The solutions are then inserted into a density gradient created with sucrose or other density 
media and undergo high speed centrifugation. SWNTs separate into layers by chirality due to 
varying buoyant densities and viscous drag, as shown in Figure 1.6.  
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DGU is an effective method to isolate either s-SWNTs or m-SWNTs[63], depending on 
chirality, and is easily configured by changing density gradient and encapsulating surfactant. 
Additionally, orthogonal DGU processes can be iterated to yield purities greater than 98%[64]. 
TFTs incorporating DGU sorted s-SWNTs exhibit high switching ratios (>104) but share the same 
shortcoming with all solution-based SWNTs: due to the excessive sonication necessary to 
solutionize SWNTs, electrical properties are severely degraded, and devices yield poor mobilities 
(~20 cm2 V-1 s-1)[61]. 
1.5.1.2  Electrical Breakdown 
Electrical breakdown was one of the earliest and the most direct form of purification 
devised for aligned arrays directly grown on crystalline substrates. TFTs must be fabricated prior 
to purification. Applying high bias between the source and drain electrodes while the gate is 
modulated to the off state leads to selective electrical breakdown of the m-SWNTs[59], resulting 
in devices with high switching ratios (>104). In addition, 178 devices incorporating SWNTs 
purified in this fashion have been integrated into a simple computer, demonstrating the 
effectiveness of this process[15]. The selectivity of this method is relatively high. However, due 
to the extreme bias applied during the electrical breakdown process, some damage to the s-SWNTs 
may occur.  Finally, devices must be fabricated before purification, which limits scalability. 
1.5.1.3  Thermocapillary-Enhanced Purification 
Due to the lack of SWNT entanglements in aligned arrays, physical removal of m-SWNTs 
is possible. One such approach, the most successful purification technique for aligned arrays, is 
thermocapillary-enhanced purification (TcEP).  
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TcEP is accomplished using a thin film organic coating as an etch mask for reactive ion 
etching (RIE) of m-SWNTs[6]. As shown in Figure 1.7, a TFT is fabricated using as-grown aligned 
SWNTs. A ~25nm amorphous film of α,α,α'-Tris(4-hydroxyphenyl)-1-ethyl-4-isopropylbenzene, 
a small organic molecule, is deposited onto the substrate. This material, referred to as the 
thermocapillary resist (Tc resist), was chosen for its thermal properties, resistance to RIE, as well 
as its ability to form a uniform and continuous ultrathin film on SWNTs and quartz[65]. The 
transistor is switched to the off-state using the gate electrode while a bias is applied between the 
source and drain. s-SWNTs, turned off by the gate electrode, conduct virtually no current. 
Simultaneously, m-SWNTs, unaffected by the gate electrode, continue to conduct normally, 
thereby generating local Joule heating along the nanotubes. Due to the nanoscale localization of 
the heat source, a large temperature gradient is formed. In the presence of such a gradient, the 
thermocapillary resist undergoes thermocapillary flow away from the heated region, resulting in 
trenches over the entire length of the m-SWNTs, as shown in Figure 1.7b. Finally, RIE eliminates 
only the exposed m-SWNTs, while completely preserving s-SWNTs. 
Devices incorporating TcEP-processed SWNTs, shown in Figure 1.7c, exhibit switching 
ratios of ~104, indicating ultrahigh s-SWNT purity. Mobilities exceed 1000 cm2 V-1 s-1, comparable 
to devices using as-grown aligned SWNTs[14], suggesting little to no degradation of the SWNTs 
during the purification process. In addition, logic gates have been demonstrated using these devices, 
suggesting ease of integration into complex modern electronic circuits. 
The main shortcoming of this technique is the necessity to fabricate complex partially gated 
structures, which must be removed after purification. This severely limits throughput and 
introduces defects and residue during the stripping process. 
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1.5.2  Achieving High Density 
Although SWNTs have extremely high mobilities and current densities relative to 
traditional electronic materials, their compact size limits the total current they can carry. High 
performance TFTs require multiple SWNTs to conduct the required current for demanding 
applications. Therefore, it is important to produce SWNT films with high spacial density. Below, 
we describe some strategies to achieve this goal using SWNTs suspended in solution, as well as 
those directly grown on substrates. 
1.5.2.1  Solution-based Techniques 
Assembly of high density thin films from SWNT solutions is solely dependent on the 
concentration of the solution and deposition conditions and is therefore, trivial. For example, when 
applying spin casting, density increases with solution concentration and decreases with spin speed. 
These, and other governing parameters are easily controlled for most solution deposition 
techniques and therefore will not be discussed in detail. 
One noteworthy addendum is a unique feature of the Langmuir Blodgett method and other 
associated techniques[39, 40]. These processes ensure monolayer film depositions, greatly 
simplifying device fabrication. Monolayer SWNT films eliminate shielding effects among stacked 
SWNTs that diminish device performance and complicate electrical characterization, which are 
both important factors to consider for high performance TFTs. 
1.5.2.2  Growth-based Techniques 
CVD growth of random network SWNTs can be easily adapted to grow varying spatial 
densities. By increasing the catalyst concentration and flow of feedstock gas, nearly complete area 
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coverage of the substrate can be achieved. Therefore, further densification of random network 
SWNT thin films is not necessary. 
Aligned arrays grown on quartz exhibit much lower densities. Recent projections estimate 
that aligned arrays containing ~125 SWNTs/µm are necessary for widespread adoption of SWNTs 
in modern electronic applications[66]. Traditional CVD growth recipes applied on quartz yield a 
maximum average density of ~10 SWNTs/µm even after painstaking optimization[19]. Low 
pressure CVD (LPCVD) showed marginal improvement, yielding densities of up to 30 
SWNTs/µm (Fig. 1.8a)[67]. 
Non-traditional growth techniques have yielded some density improvement. The most 
successful scheme is shown in Figure 1.8b. After the initial CVD growth process, a new catalyst 
is patterned in a position offset from the first catalyst region. The CVD process is repeated, yielding 
SWNTs predominantly from the new catalyst, effectively doubling the density. Maximum average 
densities of 20-30 SWNTs/µm were reported, with a peak density of ~45 SWNTs/µm observed in 
certain regions[68]. 
1.5.2.3  Transfer Printing 
Transfer printing is the simplest and most straightforward technique for increasing density 
without disturbing the orientation of as-grown SWNTs. In this process, SWNTs are encapsulated 
using a transfer medium, most often a polymer or metal, and retrieved using a soft elastomeric 
stamp. Due to the viscoelastic behavior of the stamp, adhesion can be kinetically controlled by the 
peel rate[69]. Exploiting this principle, the SWNTs are deposited onto the receiving substrate and 
the transfer medium is chemically removed. 
Some success has been achieved using transfer printing to stack multiple layers of aligned 
SWNTs, as shown in Figure 1.9. Approximately 4 times densification was achieved, 
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corresponding to a maximum density of ~55 SWNTs/µm. However, significant loss of alignment 
is observed due to forces introduced by the solvent during dissolution of the polymeric transfer 
medium.  
1.5.3   Integration 
As previously discussed, SWNTs are typically synthesized using CVD on rigid amorphous 
or crystalline refractory substrates such as as SiO2 or quartz. However, in complex modern 
electronics, it is often necessary to utilize alternative stubstrates for ease of fabrication or other 
reasons. In such cases, it may not be possible to grow SWNTs directly on the substrate. In addition, 
with the advent of cutting-edge electronic materials, such as graphene or III-V materials, each with 
its own compatible substrates, it is necessary to integrate SWNTs onto a variety of substrates with 
varying chemistries and geometries in order to fully realize their full potential. Such flexibility will 
not only allow for the adoption of SWNTs in traditional electronics, but also enable innovative 
new applications.  
A universal remedy is to suspend SWNTs into solution after growth. Integration of 
solution-based SWNTs onto a wide variety of substrates and geometries is trivial. Thin film 
assembly techniques, as described above, such as filtering, spin coating, drop casting, Langmuir 
Blodgett, etc., can all be applied directly onto virtually any substrate. In addition, there are severe 
device performance limitations to incorporating solution-based tubes, as discussed above. 
Integration of SWNTs aligned during CVD growth, however, is much more challenging. 
In order to retain any degree of alignment, the SWNTs must be able to be moved without disturbing 
their orientation. As described above, transfer printing using soft elastomeric stamps is an ideal 
technique for such a task. Aligned arrays of SWNTs can be transferred to extremely diverse 
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substrates, ranging from polymers to oxides, and in a multitude of geometries, from flat to 
curvilinear[69, 70]. 
Further optimization of the transfer printing technique must be completed to offer cleaner 
and more robust solutions. Additionally, more sophisticated transfer schemes must be 
demonstrated, to widen the applicability of SWNTs in both traditional and novel electronics. 
1.6  Motivation and Dissertation Overview 
It is clear that SWNTs have extreme potential for high performance thin film electronics. 
Initial demonstrations of a wide array of applications, ranging from traditional logic circuits to 
novel molecular sensors, have already been published. However, random network geometries 
include highly resistive nanotube-nanotube junctions and solution-based SWNTs are extremely 
short and suffer from abundant defects. In both cases, devices exhibit mobilities far inferior to 
traditional semiconductor materials rendering the incorporation of SWNTs moot. From the 
detailed review above, it is clear that application of TFTs based on aligned arrays of SWNTs grown 
on quartz is the only feasible pathway to the integration of SWNTs in high performance electronics. 
Aligned arrays offer the combination of ease of synthesis, integration, and scalability, with 
superior electrical performance. 
However, three main roadblocks discussed above still hinder the widespread integration of 
aligned SWNTs: heterogeneous mixture of electronic types, low areal density, and immature 
integration techniques. We present novel techniques to address these concerns and discuss the 
advantages and disadvantages of each process. 
Chapter 1 provides a background for SWNT structure, properties, and applications. In 
addition, it summarizes the prospect of the integration of SWNTs for high performance electronics. 
Finally, it outlines the general motivation and content of this dissertation. 
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Chapter 2 presents a detailed study of individual SWNTs in aligned arrays grown on quartz. 
This chapter describes a systematic experimental and theoretical analysis of performance 
variations in transistors that use aligned arrays of single-wall carbon nanotubes (SWNTs) grown 
on quartz substrates. Theoretical models, calibrated using measurements on statistically relevant 
numbers of transistors that each incorporate an individual aligned semiconducting SWNT, enable 
separate examination of different contributors to measured variations in transistors that incorporate 
arrays of SWNTs. Using these models and associated experiments, we study the scaling of key 
performance attributes in transistors with different numbers of incorporated SWNTs and reveal 
long-range spatial nonuniformities in the distributions of SWNT diameters as the main contributor 
to observed performance variability. 
Chapter 3 presents a simple, robust purification process that yields pristine arrays of purely 
semiconducting SWNTs (s-SWNTs) by use of irradiation with an infrared laser. Selective 
absorption by the m-SWNTs initiates a process of nanoscale thermocapillary flows in an organic 
thin film coating. Reactive ion etching eliminates the m-SWNTs; removal of the film completes 
the process. Detailed statistical studies and Raman spectroscopy on individual SWNTs provide 
evidence that IR-based TcEP is highly selective with respect to electronic type. Systematic 
experimental studies and computational modeling of the thermal physics reveal all essential 
aspects of this process. Demonstrations include the use of arrays of s-SWNTs formed in this 
manner as semiconducting channel materials in statistically relevant numbers of transistors, to 
achieve both high mobilities (> 900 cm2 V-1 s-1) and switching ratios (> 104). 
Chapter 4 introduces a new iterative transfer printing process to achieve high density 
SWNTs. Applying ultraclean polyvinyl alcohol (PVA) transfer medium layers with ultra precise 
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aligned transfers results in maximum lateral density of ~100 SWNTs/µm, corresponding to ~10% 
area fill ratio. Scanning electron microscopy (SEM) and Raman spectroscopy confirmed the result. 
Chapter 5 presents a technique for integrating SWNTs and graphene for TFTs on 
transparent substrates. The graphene and arrays of SWNTs are formed separately, using chemical 
vapor deposition techniques onto different, optimized growth substrates. Techniques of transfer 
printing provide a route to integration, yielding two terminal devices and transistors in which 
patterned structures of graphene form the electrodes and the SWNTs arrays serve as the 
semiconductor.  
Chapter 6 provides a general summary of the results presented in this document and 
discusses potential directions for future work. 
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1.8  Figures 
 
Figure 1.1 (a) Structure of graphene, composed of sp2 bonded carbon atoms tightly packed into a honeycomb structure. (b) Band structure of graphene. Examples of (c) 
metallic and (d) semiconductor SWNTs with corresponding band structures. Reproduced with permission from [71]. 
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Figure 1.2 Schematic illustration of (a) root and (b) tip-based CVD SWNT growth mechanisms. (c) Growth variations with respect to catalyst size. Reproduced with 
permission from [72].  
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Figure 1.3 Various techniques for assembling random network SWNT thin films. (a) CVD growth. (b) Dry filtration. (c) Evaporation. (d) Spin coating. (e) Drop casting. 
(f) Printing. Reproduced with permission from [27-32]. 
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Figure 1.4 Various techniques for assembling aligned SWNT thin films from solution. (a) Controlled Flocculation (AFM). (b) Dielectrophoresis (SEM). (c) Langmuir 
Blodgett (AFM). Reproduced with permission from [30, 38, 39]. 
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Figure 1.5 SEM images of aligned SWNT thin films from CVD growth. (a) Flow alignment. (b) Dielectrophoresis. (c) Aligned growth on quartz. Reproduced with 
permission from [14, 45, 50]. 
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Figure 1.6 (a) Schematic of surfactant encapsulation and sorting, where ρ is density. (b) Photograph and optical absorbance spectra after separation using density 
gradient ultracentrifugation. Reproduced with permission from [61]. 
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Figure 1.7 (a) Schematic of thermocapillary enabled purification of aligned arrays of SWNTs. (b) Atomic force microscopy images of a typical aligned SWNT sample 
on quartz immediately after growth (top), after trench formation (middle), and after etching and resist removal (bottom). (c) Transfer characteristics of a typical device 
before and after purification process. (d) The ratio of on-state current (Ion) and off-state current (Ioff) plotted against the ratio of the number of SWNTs after (Na) and 
before (Nb) the purification process. Reproduced with permission from [6]. 
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Figure 1.8 Approaches for CVD growth of high density aligned SWNTs. (a) Low pressure CVD (SEM). (b) Sequential CVD growth (SEM and AFM in lower left). 
Reproduced with permission from [67, 68]. 
.  
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Figure 1.9 (a) Schematic illustration of stacked transfer printing process for achieving high density aligned SWNTs. (b-d) SEM images showing transferred SWNTs 
after one, two, three, and four iterations, respectively. Reproduced with permission from [67]. 
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CHAPTER 2  
STATISTICAL STUDY OF ALIGNED ARRAY SWNT FIELD EFFECT TRANSISTORS  
Significant portions of this chapter were published as “Effect of variations in diameter and 
density on the statistics of aligned array carbon-nanotube field effect transistors,” Ahmad E. Islam†, 
Frank Du†, Xinning Ho, Sung Hun Jin, Simon Dunham, John A. Rogers*, Journal of Applied 
Physics, 111 (5), 054511 (2012). Reproduced with permission. This work was highly collaborative, 
and I was only partially involved in the modeling presented in this work. Experimental data was 
entirely collected myself.  
2.1  Introduction 
Aligned arrays of single-wall carbon nanotubes (SWNTs) represent the most promising 
way to incorporate SWNTs into established, planar semiconductor device technologies. Work 
toward this goal is motivated by the potential for exploiting the excellent properties of SWNTs 
(i.e., carrier mobility of ~104 cm2/V-s [1], transconductance of ~6mS/µm, inferred on a per-tube 
basis [2]) as field-effect transistors (array-SWNT FETs) in high performance electronics, either 
alone or heterogeneously integrated with otherwise conventional silicon or compound 
semiconductor circuits. Advanced growth strategies, which yield aligned array SWNTs by 
chemical vapor deposition growth on substrates such as quartz, have enabled devices with 
operating speeds in the GHz range [3], and even integrated systems such as radio frequency (RF) 
electronics [4-6], transparent electronics [7, 8], etc. In spite of these successes, such aligned arrays 
of SWNTs include a mixture of metallic and semiconducting nanotubes with some variations in 
diameters [9-11] and local densities [12] (measured as the number of SWNTs per unit length 
perpendicular to their alignment direction) that depend in a complex way on the size/composition 
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[13, 14] (yielding diameter variation) and placement [13] (yielding density variation) of the SWNT 
catalyst, and details of the growth conditions. Such variations lead directly to spatial non-
uniformities in the electronic properties of array-SWNT FETs [12, 15, 16], even when the 
contribution from metallic nanotubes are eliminated chemically [17] or electrically [18] or with 
clever circuit designs [19].  
Understanding the variability in array-SWNT FETs requires detailed knowledge of the 
intrinsic sources of this behavior (i.e., variations in diameter and density of SWNT across the wafer, 
as opposed to variations that might arise due to non-ideal aspects of device processing). One 
approach is to perform a combined experimental and theoretical study of the consequences of these 
variability sources on device performance. Such study involves measuring diameter and density 
variations across the wafer on which FETs are made, establishing insights at the microscopic level 
(e.g., diameter dependence of SWNTs’ electronic properties using FETs with single SWNTs [20]), 
and then propagating the effects to macro-scale device embodiments (FETs with several SWNTs) 
following ‘inferential statistics’ [21] – three basic steps that are often neglected in literature [12, 
15, 16]. Previous studies conclude that variability in device properties, which arise from diameter 
variations, are expected to diminish as the number of SWNTs in an individual device increases, 
due simply to statistical averaging [9, 12, 16], making SWNT density variation as one of the major 
contributors to performance variations [12]. Such statistical averaging, however, might not occur 
in this manner, because density and diameter distributions over entire substrate areas (‘population’ 
distributions) are not necessarily the same as those determined in small-scale evaluations (‘sample’ 
distributions), a well-known aspect of ‘inferential statistics’ [21]. Our previous effort [15] to 
understand the implications of this system-level variation in diameter and density distributions is 
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applicable only to short-channel FETs, because the analysis ignored diameter dependent 
conductance in SWNTs, which is important in the operation of long-channel length FETs [1].  
In this chapter, we perform a comprehensive analysis of performance variation in array-
SWNT FETs, consisting of SWNTs grown on stable temperature (ST) cut quartz substrates, by 
following the three steps mentioned above. The work enables quantitative assessment of 
contributions from diameter and density variations to the behavior of FETs with single SWNTs 
and large-scale arrays of them. We first experimentally calibrate a theoretical model for operation 
of single-SWNT FETs, and then to use it to capture the effects of diameter variation on 
performance parameters such as drain current, transconductance, and threshold voltage. The 
resulting model allows quantitative propagation of variability in properties of single SWNT FETs 
to array-SWNT FETs. The results suggest that ‘population’ and ‘sample’ distributions in density 
and diameter are different, such that variability in performance of array-SWNT FETs decreases 
more slowly with increasing numbers of incorporated SWNTs than expected based on the effects 
of statistical averaging alone. 
2.2  Performance Variability in Array-SWNT FETs 
Figure 2.1a shows a schematic illustration of an array-SWNT FET and a scanning electron 
microscope (SEM) image of an aligned array of SWNTs (fabrication details in section 2.3) that 
forms the channel of the FET. The drain current (ID,ARRAY) vs. gate voltage (VG) characteristics 
(measured using a sweep from +VG to –VG) of three nominally identical (i.e., same physical 
dimensions and electrode and dielectric materials) array-SWNT FETs (Fig. 2.1b) illustrate the 
level of variation in device performance that can be observed. The low ON/OFF ratios are 
consistent with the presence of metallic SWNTs in the arrays. We define the threshold voltage 
(VT) as the value of VG at minimum drain current (IMIN) and separate the effects related to 
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variations in VT by evaluating distributions of drain current at a fixed value of VG-VT ~ -1V. Figure 
2.1c plots this drain current (referred as ION) distribution for array-SWNT FETs having <N> ~ 11 
SWNTs, where <N> = <ρ>W is nominal number of SWNT within the FET, W is the channel width, 
and <ρ> is the average density of SWNTs on the substrate. We divide standard deviation of 
ION/<N> (σION) by √μION, where μION is the average of ION/<N>, to compensate the effect of μION 
variation. (The variation in μION potentially reflects variation in sample preparation for array-
SWNT FETs of different W made on different wafers. To compensate the effect of such μION 
variation in calculated σION, we use the fact that the average is proportional to the square of the 
standard deviation for Poisson statistics and divide σION by √μION.) Calculated σION/√μION, normalized 
with respect to the value measured for FETs with single SWNT, shows only a small reduction as 
<N> increases (Fig. 2.1d). If the distribution of diameter and density for each array-SWNT FETs 
(sample distribution) were same as the substrate-level distribution (population distribution) of 
these parameters, then the normalized standard deviation would be expected to decrease as 1/√<N>, 
by consequence of the central limit theorem [21]. Deviation from this expected behavior suggests 
significant variations in SWNT density and/or diameter in device-level across the substrate. 
Studies involving extensive atomic force microscopy (AFM) at different locations over a 
macroscopic area of a typical quartz substrate with as-grown arrays of SWNTs reveal spatial 
variations in density (ρ) and mean diameter (μd). These properties, along with the standard 
deviation of the diameter distribution (σd), appear in Figs. 2.2a, 2.2b, and 2.2c, respectively. The 
results clearly suggest spatial variation in ‘sample’ distributions at the substrate-level. 
Figure 2.3 summarizes the procedure for studying the variability in performance of array-
SWNT FETs. The diameter dependence of electrical parameters, measured and simulated for FETs 
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built with single semiconducting SWNTs (SS-SWNT FET), enables simulation of ID,ARRAY-VG for 
M different FETs by using the following steps (red box in Fig. 2.3):  
1. Randomly choose a value for ρ from the measured distribution (Fig. 2.2a) and calculate the 
number of SWNTs (N) in the array-SWNT FET using N = ρW. 
2. Randomly choose a mean diameter μd and standard deviation σd from the measured 
distributions (Figs. 2.2b and 2.2c) and calculate the diameter distribution, f(d), for the 
array-SWNT FET. 
3. Obtain the distribution of ID,SS-VG for SS-SWNT FETs, i.e., f(ID,SS-VG), using f(d) and the 
diameter dependence of the ID,SS-VG characteristics (Fig. 2.5b). Here, ID,SS is the drain 
current for SS-SWNT FET. 
4. Randomly select N current-voltage characteristics, (ID,SS-VG),i (where i = 1,…,N), from 
f(ID,SS-VG) and then calculate  
N
D,ARRAY G D,SS G ,i
i=1
I -V = I -V . 
5. Repeat steps 1-4 M times to obtain the distribution of ID,ARRAY-VG for array-SWNT FETs. 
 
Simulations of M different array-SWNT FETs of width W yield <N> SWNTs, on average, 
with associated distributions of ION and maximum transconductance (GM,MAX). Figure 2.7 shows 
normalized standard deviations of ION (σION) and GM,MAX (σGM) for different <N> and their 
comparison to measured quantities. Although the simulation framework for these devices (Fig. 
2.3) neglects contributions from metallic SWNTs, the procedure is suitable for present purposes, 
i.e. to highlight the importance of system-level variations in diameter and density, thereby 
explaining the deviation from central limit theorem’s expectations for σION (Fig. 2.1d) and σGM.  
 38 
2.3  Fabrication Details 
Fabrication of array-SWNT FETs starts with the growth of aligned SWNTs via chemical 
vapor deposition (CVD) on a ST-cut quartz substrate using procedures described elsewhere [22]. 
Definition of source and drain electrodes (2 nm Ti/60nm Pd) occurs by electron beam deposition 
(Temescal FC-1500) onto the substrate in regions defined by photolithography. Etching the 
SWNTs in regions outside the channel by O2 plasma (Plasma Therm; 100 mTorr pressure, 20 sccm 
flow, 100 Watt RF power) through a photolithographically defined mask isolates the devices. The 
gate dielectric consists of a film of spin-on-glass (Filmtronics; siloxanes 215F; 35 nm thick, 
measured using Gaertner L116C Ellipsometer) deposited by spin-coating 10:1 solution of 
isopropyl alcohol and spin-on-glass, then baking it sequentially at 85o C for 1 min, 155o C for 1min, 
255o C for 1 min, 72o C for 30 min to enhance planarization, and finally curing it at 375o C for 1 
hour. A capping layer of hafnium dioxide (HfO2; 20 nm) formed by atomic layer deposition 
(Savannah 100, Cambridge Nanto Tech Inc.) at 120o C using H2O and Hf(NM2)4 (99.99+%, 
Aldrich) reduces the gate leakage current for the fabricated FETs. Electron beam deposition and 
photolithography defines the top gate metal (2 nm Ti/60 nm Au). Removal of the HfO2 and spin-
on-glass from regions of the source/drain contact pads defined by photolithography, using 
concentrated HF completes the process. The equivalent oxide thickness (EOT) [23] of the resultant 
top-gated FET is ~ 40nm (calculated by using the dielectric constant of 3.7 for SOG [24], 25 for 
HfO2 [23]). The channel length (L) for all devices is ~10µm. 
Fabrication of FETs with single SWNTs (Figure 2.9) uses procedures identical to those 
described above for array-SWNT FETs. An additional step involves removal of SWNTs 
everywhere except for a narrow strip (~1.5 µm) defined by photolithography in the channel region. 
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SEM imaging allows identification of FETs with single SWNTs. The yield of working FETs 
containing single SWNTs is ~3%. 
2.4  FETs with Single SWNT 
2.4.1  Measurement 
Figure 2.4a shows a SEM image of a FET, taken before deposition of gate dielectric and 
gate, to illustrate a single SWNT bridging the source and drain. Measurements of drain current vs. 
gate voltage characteristics of 45 such FETs can be sorted according to semiconducting (Fig. 
2.10a) or metallic (Fig. 2.10b) behavior, based on their ON/OFF ratios (= IMAX/IMIN; where, IMAX 
is the drain current at VG = -1.5V and IMIN is the minimum drain current). SS-SWNT FETs show 
predominantly p-type behavior, as expected for Pd source/drain contacts [25]. By contrast, SM-
SWNT FETs (i.e. FETs with single metallic SWNT) have ambipolar characteristics, perhaps due 
to the presence of Mott-insulating state [26] and/or strain-induced bandgap [27]. Figure 2.4b 
presents IMAX vs. IMIN for all measured FETs and shows M = 25 SS-SWNT FETs with ON/OFF 
ratios greater than ~100. Noise associated with the experimental setup limits measurable IMIN to 
values greater than ~0.1-1pA. Figure 2.5a shows ID,SS vs. VG-VT1 for a few representative SS-
SWNT FETs, where the threshold voltage for SS-SWNT FET (VT1) is defined as the gate voltage 
at IMAX/100. 
2.4.2  Modeling of SS-SWNT FET 
We model the source-to-drain conductance (GDS) of a SS-SWNT FET as a combination of the 
conductance of the semiconducting SWNT (GSS) and the conductance of the SWNT/Pd contact 
(GC), i.e. 
-1 -1 -1
DS SS CG =G +G  and calculate ID,SS at different VG using – 
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D,SS DS DSI =G *V  (1) 
Since the conduction through SWNT is due to a combined flow of electron in the conduction band 
and hole in the valence band, GDS at any gate bias will be – 
    
-1 -1
-1 -1 -1 -1
DS DS,e DS,h SS,e C,e SS,h C,hG =G +G = G +G + G +G .  (2) 
Calculation of GSS and GC at different VG uses – 
 G Fi SS GV = E +Q /C .  (3) 
where EFi = Ei – EF, Ei is the intrinsic Fermi level of the semiconducting SWNT or the mid-gap 
energy level of graphene, EF is the Fermi energy level of the semiconducting SWNT, CG = 
1/[(2SiO2/ln(1+2*EOT/d))-1 + CQ-1] is the gate capacitance, SiO2 is the dielectric constant of SiO2, 
CQ is the quantum capacitance, and QSS is the charge within the semiconducting SWNT that is 
expressed as [28] – 
  SS Fi
-
Q = - q dE*sign(E)* (E)*F sign(E)*(E-E ) ,v


  (4) 
where q is the electron charge, 
Fi
2 2
F Fi
E u(E-E )4
(E)=
πh E -E
v
v
 is the density of states of semiconducting 
SWNT, h is the Planck’s constant, vF is the Fermi velocity, F(E) is the Fermi distribution, sign(E) 
is the sign of energy level E, and u(E) is the unit step function. Calculated QSS is later used to 
compute GSS and GC, then GDS using eqn. (2), and finally ID using eqn. (1). 
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2.4.3  Simulation Results: SS-SWNT FET  
Figure 2.11 shows simulated ID,SS vs. VG-VT1 for SS-SWNT FETs with d between 0.6 and 
3 nm using vF = 8x10
5 m/s [1], Ei ~ 4.7eV [29], α = 80m/K-s, Gc0 = 1/28kΩ [1], CQ = 4x10-12 F/cm 
[30], and T = 300 oK. Simulated results at VG < VT1 (regions where GDS ~ GSS) are consistent with 
the measurements of Fig. 2.5a for 0.6nm < d < 1.75nm. The differences at VG > VT1 (regions where 
GDS ~ GC) reflect the fact that variations in GC0 [31] are not included in the simulation. Figure 2.5b 
plots the diameter dependence of ID,SS at VG-VT1 = -1V (ION), maximum transconductance GM,MAX, 
and VT1 of SS-SWNT FETs. At large diameters, when the transmission of carriers through the 
Schottky barrier near the contact is unity, ION ~ d and GM,MAX ~ d
2 due simply to the expected 
diameter dependence of the mobility of semiconducting SWNTs [1, 32, 33]. By definition of VT1 
( VG@ IMAX/100), its diameter dependence follows the diameter dependence of ION. At small 
diameters, non-linear behavior of the transmission through the Schottky barrier leads to a non-
linear dependence of ION, GM,MAX, and VT1 with diameter. 
With the diameter distribution of Fig. 2.6a as input, the results of Fig. 2.5b can be used to 
compute distributions of ION, GM,MAX, and VT1 in collections of SS-SWNT FETs. The outcomes 
agree well with respective measurements (Figs. 2.6b-d). Observed distribution in VT1 - <VT1> 
(where <VT1> is the average of the distribution) is wider than the corresponding simulation, 
possibly due to the additional contributions from defects [34, 35], variations in the work-function 
of the gate [36, 37], and adventitious doping of source/drain contacts [38]. The distribution in ION 
for SS-SWNT FETs (Fig. 2.6b) follows log-normal statistics, as does the diameter distribution 
(Fig. 2.6a; ION ~ d), except near the lower tail of the distribution where transport through the 
Schottky barrier dominates the current. These behaviors suggest that narrowing the distribution of 
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ION (hence performance distribution of array-SWNT FETs) might be possible by reducing the 
Schottky barrier width with decreased oxide thickness [39], as explored in Sect. 2.5. 
2.5  Array-SWNT FETs: Analysis 
Using experimentally calibrated SS-SWNT FET results as input, the steps of Fig. 2.3 yield 
simulated ID,ARRAY-VG characteristics of array-SWNT FETs, as well as standard deviations σION 
and σGM for comparison with the measured quantities. In calculating these standard deviations both 
from simulated and measured ID,ARRAY-VG, we eliminate the effect of SWNT density variation by 
counting N for each array-SWNT FET and then using (ID,ARRAY/N)-VG characteristics for standard 
deviation calculation. Counting N for each FETs allows the complete elimination of effects of 
density variation, but even in this case the calculated σION at different <N> (normalized to its value 
for <N> = 1) still shows significant deviation from 1/√<N> scaling (Fig. 2.7a). Such deviation 
suggests SWNT density variation as a minor contributor to performance variation.  
Next, we append diameter variation of Figs. 2.2b and 2.2c within the simulation and 
observe excellent agreement with the measurement both for normalized σION (Fig. 2.7a) and σGM 
(Fig. 2.7b). One additional aspect of simulated standard deviations is noteworthy for such 
comparison: Total sample size for statistical analysis is modest. For example, we measured 
current-voltage characteristics of M = 19, 20, 20, 35, and 17 array-SWNT FETs for <N> ~ 11, 30, 
67, 150, 197 SWNTs, respectively, to calculate the standard deviations. To analyze the effect of 
such small sample size, we also simulate the standard deviations for M = 20 and observe variations 
from one simulation to another. Figure 2.7 shows the variation (using error margin) of simulated 
standard deviations for 500 different calculations, together with measured data.  
We finally study the performance variation in small-scale array-SWNT FETs, involving 
smaller equivalent oxide thickness (EOT) and short channel length (L = 300nm), by calibrating 
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the simulation parameters with short-channel SS-SWNT FET measurements of Ref. [40]. 
Decreasing the equivalent oxide thickness (EOT) reduces the width of the Schottky barrier of the 
SWNT/Pd-contacts [39] in these FETs and removes the non-linear ION vs. d relationship for small 
diameter semiconducting SWNTs. Moreover, ION vs. d for these short-channel SS-SWNT FETs, 
having their channel length comparable to carrier mean-free path of SWNT [1, 40, 41], saturates 
at larger diameters. As a combined effect of Schottky barrier reduction for small diameter SWNTs 
and current saturation for large diameter SWNTs, the normalized standard deviation of ION for SS-
SWNT FETs (with <N> = 1) decreases with decreasing EOT. However, at larger <N>, EOT 
scaling cannot improve the statistics because the effects of variations in density and diameter 
become significant (Fig. 2.8b). In this regime of behavior, improved procedures for achieving 
enhanced uniformity in the arrays of SWNTs appear necessary.  
2.6  Conclusion 
We present detailed studies of performance statistics in FETs that contain single and 
multiple SWNTs in aligned array configurations. Experimental and theoretical understanding of 
FETs with single SWNT, along with separately measured variations in SWNT density and 
diameter, provides an ideal platform to examine variability in array-SWNT FETs. Our analysis 
suggests that although variations decrease with increasing numbers of SWNTs within the FETs, 
non-uniformities in density and diameter distributions across the substrate leads to deviations from 
expectation based on the central limit theorem. For the systems examined here, the performance 
variation is due largely to the distributions in SWNT diameters, thereby identifying this 
characteristic as an area for improvement that could be addressed with advanced growth and/or 
purification techniques. 
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2.8  Figures 
 
Figure 2.1 (a) Schematic illustration of a top-gated array-SWNT FET with source/drain electrodes of Ti/Pd, gate dielectric of spin-on-glass(SOG)/Hafnium oxide(HfO2) 
and gate of Ti/Au. Aligned arrays of SWNTs (inset) serve as the channel for such FET. (b) Drain current (ID,ARRAY) vs. gate voltage (VG) characteristics for three array-
SWNT FETs with channel length L=10 μm, on a substrate that has an average density of SWNTs of <ρ> ~ 0.55/μm, corresponding to an average number of SWNTs 
per device of <N> ~ 11. (c) Distribution of ION among M = 19 array-SWNT FETs with <N> ~ 11, where M is the sample size for the distribution. (d) Comparison of 
normalized σION/√μION  (with respect to its value for <N> = 1) at different <N> and the 1/√<N> scaling (expected based on the central limit theorem). Here, σION and 
μION are the standard deviation and average of ION/<N>, respectively. 
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Figure 2.2 Representative spatial distribution of key properties of arrays of SWNTs grown on a ST-cut quartz substrate: (a) density (ρ), (b) average diameter (μd) and 
(c) standard deviation of diameter (σd), determined by analysis of twenty atomic force microscope images; each image has a spatial extent of 20µm in the direction 
perpendicular to the SWNT alignment direction (y) and 1.25µm in the orthogonal direction (x). 
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Figure 2.3 Flowchart that illustrates procedures for studying the statistics of M different array-SWNT FETs having width W and average number of SWNTs <N> = 
<ρ>W. Here, N is the number of SWNT in an individual array-SWNT FET, ID,SS is the drain current for FETs with single semiconducting SWNT (SS-SWNT FET), 
GM,MAX is the maximum transconductance, VT is the threshold voltage for array-SWNT FET defined as VG@(ID,ARRAY=IMIN), VT1 is the threshold voltage for SS-SWNT 
FET defined as VG@(ID,SS=IMAX/100), IMIN is the minimum drain current for any FET, and IMAX is the drain current at VG = -1.5V for SS-SWNT FET. 
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Figure 2.4 (a) SEM image of a FET with a single SWNT (taken before depositing the gate dielectric and gate metal). (b) IMIN vs. IMAX for 45 FETs with single SWNTs. 
FETs with IMAX/IMIN > 100 are considered to incorporate semiconducting SWNT (S-SWNT), while the rest are defined as metallic SWNT (M-SWNT). 
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Figure 2.5 (a) Measured ID,SS vs. VG-VT1 (VT1  VG@IMAX/100) characteristics of SS-SWNT FETs (L ~ 10μm, VDS = -0.05V) is within the simulated results for d = 0.6 
nm and d = 1.75nm FETs. (b) Simulated ION (|ID,SS|@VG-VT1= - 1V, VDS = -0.05V), GM,MAX (max(ID,SS/VG)), and VT1 (VG@ID,SS=IMAX/100) vs. diameter for SS-SWNT 
FETs. 
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Figure 2.6 (a) Diameter distribution that is used to simulate performance distributions of SS-SWNT FETs. Measured distributions of (b) ION, (c) GM,MAX, and (d) VT1 
for SS-SWNT FETs agree well with the simulated distributions (insets). Measured and simulated ION distributions in Fig. b has longer negative tails (negative skewness) 
compared to the fitted log-normal distributions. For Fig. d, <VT1> is the average of VT1 distribution. 
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Figure 2.7 Normalized (a) σION/√μION and (b) σGM/√μGM calculated from measured (ID,ARRAY/N)-VG characteristics (open circles) differs from 1/√<N>; M = 19, 20, 20, 
35, 17 array-SWNT FETs for <N> = 11, 30, 67, 150, 197, respectively are used to calculate σION, μION, σGM, and μGM. Plots also show simulated quantities (filled squares), 
where variations in density (Fig. 2a) and diameter distributions (Figs. 2b and 2c) are considered. The error bars suggest variation among 500 calculations of simulated 
standard deviation in M = 20 array-SWNT FETs. 
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Figure 2.8 (a) Oxide scaling of SS-SWNT FET reduces σION (normalized by its value at EOT = 20nm). (b) Normalized σION/√μION (with respect to its value for <N> = 
1) differs from 1/√<N> for EOT = 1nm array-SWNT FETs and show negligible effect of oxide scaling at fixed <N> (inset).  
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Figure 2.9 Steps to fabricate FETs with single SWNT: (a) Grow aligned array SWNTs on ST-cut quartz substrate. (b) Deposit Ti(2nm)/Pd(60nm) source/drain using 
photolithography and lift-off. (c) Deposit photoresist in small area (~1.5μm width) of the channel. (d) Etch (using O2 plasma: 100 mTorr, 20 sccm, 100 RF power in 
Plasma-Therm Reactive Ion Etching system) SWNTs outside the channel (defined using photoresist) and identify FETs with single SWNT. (e) Deposit 
SOG(35nm)/HfO2(20nm) dielectric. (f) Deposit Ti(2nm)/Au(60nm) top-gate using photolithography and lift-off. 
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Figure 2.10 (a) Measured drain current (ID,SS) vs. gate voltage characteristics (inset in semilog scale) of three FETs with single semiconducting SWNT (SS-SWNT 
FETs). (b) Measured drain current (ID,SM) vs. gate voltage characteristics of three FETs with single metallic SWNT (SM-SWNT FETs).  
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Figure 2.11 Simulated ID,SS vs. VG-VT1 characteristics (L = 10μm, VDS = -0.05V) for SS-SWNT FETs with different diameter. Here, VT1  VG@(ID=IMAX/100). 
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CHAPTER 3  
LASER-INDUCED NANOSCALE THERMOCAPILLARY FLOW FOR PURIFICATION 
OF ALIGNED ARRAYS OF SINGLE-WALLED CARBON NANOTUBES 
3.1  Introduction 
Single walled carbon nanotubes (SWNTs) remain of significant interest to the electronic 
materials research community due to their unparalleled intrinsic electrical properties[1, 2]. 
Semiconducting SWNTs exhibit carrier mobilities that can exceed 104 cm2/Vs[3], with ability to 
enable transistors with current switching ratios of greater than 106[2, 4]. Horizontally aligned 
arrays of SWNTs represent an ideal configuration for applications in electronics, where they serve 
as effective thin films that are process compatible with conventional manufacturing strategies[2, 
5]. One means to produce such arrays involves chemical vapor deposition (CVD) on ST-cut quartz 
substrates, to yield nearly perfectly straight SWNTs with nearly perfect alignment (>99.9% of 
SWNTs within 0.01˚ of the preferred growth direction) [6]. In transistors, such arrays provide 
transport pathways from source to drain with effective performance that greatly exceeds that of 
randomly oriented networks of SWNTs due to absence of tube-to-tube junctions[7-9].  
SWNT arrays grown using CVD techniques contain both metallic SWNTs (m-SWNTs) 
and semiconducting SWNTS (s-SWNTs), thereby making it difficult to fabricate transistors or 
electronic circuits with high performance. According to tight-binding model calculations of the 
SWNT electronic band structure[3, 10, 11], and as observed in experiment[12, 13], roughly 2/3 of 
all of the SWNTs are semiconducting and 1/3 metallic. The m-SWNTs form electrical shorts that 
greatly diminish the on/off switching ratios of transistors that use arrays of such SWNTs as the 
channel material. One approach to eliminate m-SWNTs involves application of large bias voltages 
to transistors that are modulated into their nominal off state[2, 14]. This process of selective 
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electrical burn out of the m-SWNTs, although successfully employed in circuits with as many as 
178 transistors[15], only eliminates small regions of the m-SWNTs and requires separate 
implementation on each device. A recently introduced alternative exploits much lower biases to 
drive nanoscale thermocapillary flows in organic thin films that uniformly coat the arrays. These 
films act as resists, to enable complete, large-scale elimination of m-SWNTs by reactive ion 
etching[13]. This scheme, referred to as thermocapillary enabled purification (TcEP), removes all 
m-SWNTs and leaves s-SWNTs unmodified. A disadvantage is that the process requires multiple 
fabrication steps to form the transistor structures needed to induce current flow, and generate the 
associated Joule heating, only in the m-SWNTs. Capabilities in removing m-SWNTs in a way that 
improves the speed and simplicity of TcEP could be of significant practical value.  
3.2  IR-based Thermocapillary Flow Enhanced Purification 
In this chapter, we introduce a purification approach that exploits an infrared laser tuned to 
enable selective absorption and associated heating predominantly in the m-SWNTs. This scheme 
bypasses many complex processing steps associated with the original embodiment of TcEP to 
yield a greatly simplified, efficient, robust, and clean process. Here, photons with energies below 
the band gap of most s-SWNTs selectively absorb in the m-SWNTs[16].  Specifically, published 
data based on studies of SWNTs with average diameters of 1.4 nm suggest that absorption in m-
SWNT is ~3 times higher than that in s-SWNTs at a wavelength of 2500 nm[17]. Although the 
absorption depends strongly on chirality and diameter, the results presented here indicate selective 
absorption into m-SWNTs in arrays grown on quartz, where the average diameter is ~1.2 nm[12] 
with a relatively narrow distribution. 
A schematic illustration of the TcEP process using infrared (IR) radiation appears in Figure 
3.1. Here, a thin (25 nm) film of α,α,α'-Tris(4-hydroxyphenyl)-1-ethyl-4-isopropylbenzene 
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deposited by thermal evaporation onto the SWNTs serves as the thermocapillary (Tc) resist. 
Details of this material and mechanisms that govern its flow induced by heating in SWNTs appear 
elsewhere[13, 18]. A pulsed IR laser (10 ns pulses with repetition rate of 1 kHz) with an emission 
wavelength of 2500 nm serves as the light source. The exposure involves raster scanning the 
focused output (5 µm diameter spot) over a distance of 60 µm in a direction orthogonal to the 
orientation of the SWNTs at a rate of 0.4 µm/s. Heating the substrate to 70º C during this process 
enhances the thermocapillary flow by decreasing the viscosity of the Tc-resist[13, 18]. Selective 
IR absorption causes heating predominantly in the m-SWNTs, thereby leading to flow only in their 
vicinity. Reactive ion etching then eliminates m-SWNTs exposed by this flow; removing the Tc-
resist by washing in organic solvents completes the purification process.  
3.3  Optimization of Conditions 
Systematic experiments conducted with various laser powers and exposure times define 
the optimal set of conditions. Figure 3.2a shows the percentage of SWNTs that yield trenches as a 
function of these two parameters. The blue highlighted region corresponds to little or no trench 
formation; green and red are regimes in which trenches form at 40-60% and ~100% of the SWNTs, 
respectively. In the blue region, heating is simply insufficient to induce significant thermocapillary 
flow over the timescale of the experiment. In the green region, only some of the SWNTs (as shown 
subsequently, only the m-SWNTs) reach temperatures needed to form trenches. In the red region, 
both m-SWNTs and s-SWNTs form trenches. Exposures that involve durations longer than those 
shown here lead to wider and deeper trenches, but not to formation of new trenches. The 
experiments described in the following involve a power of 4 mW and a rastering time of 120 
minutes. 
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Figure 3.2b presents an atomic force microscope (AFM) topography image of a region of 
aligned SWNTs patterned by photolithography and oxygen plasma etching. Figure 3.2c shows the 
same region after Tc-resist deposition and laser exposure. Trenches (~20 nm deep and ~100 nm 
wide with variations along the SWNTs that arise from local defects and/or contamination) form at 
the locations of some, but not all of the SWNTs. This observation is consistent with selective 
absorption. Variations in the lengths of the trench arise from the combined effects of the Gaussian 
profile of the laser beam and differences in absorption coefficients among the SWNTs. Figure 3.2d 
presents a magnified view that illustrates the continuous and highly selective formation of trenches. 
3.4  Experimental Studies on Selectivity 
Statistical study of 952 SWNTs exposed across 4 substrates indicates that 39% of SWNTs 
induce trench formation. This value is comparable to the percentage of m-SWNTs according to 
previous studies of SWNT populations within aligned arrays grown on quartz[12, 13]. The result 
is highly suggestive of selectivity by electronic type of SWNTs. 
Raman spectroscopy establishes direct relationships between the formation of trenches and 
the diameter and electronic type of the SWNTs. The Raman measurements use SWNT arrays 
grown on R-plane cut sapphire to allow direct assessment of SWNT diameter using the radial 
breathing mode (RBM) peak via Raman, which coincides with vibrational modes in quartz. Figure 
3.2e presents AFM images of a substrate before processing (top) and after Tc-resist deposition and 
laser exposure (middle), aligned to the Raman spectra (bottom). Red and blue lines correspond to 
RBM signals from m-SWNTs and s-SWNTs, respectively. Raman evaluation of 39 individual 
SWNTs, 11 from m-SWNTs and 28 from s-SWNTs, indicates that all 11 m-SWNTs yield 
continuous trenches, consistent with selective heating. Trenches also form at 2 positions that 
exhibit Raman signals consistent with s-SWNTs. AFM profiling indicates a height of ~4 nm at one 
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of these locations, suggesting the presence of a bundle of two or more SWNTs, and the potential 
for presence of an m-SWNT. The trench at the other position might arise from absorption 
associated with a small band gap s-SWNT, enhanced absorption at an intraband transition, or with 
enhanced unintentional doping. Overall, the Raman results support selective trench formation in 
m-SWNTs, with few exceptions. 
3.5  Device Based on Purified Aligned Arrays 
Under nitrogen environment, laser exposure does not degrade the SWNTs, as supported by 
current-voltage (I-V) measurements on 22 two-terminal devices performed before and after 
exposure. Results for a typical case appear in Figure 3.2f. Figure 3.2g and 3.2h show histograms 
of the current (I) at a bias voltage (V) of 2 V for all devices for before and after, respectively. To 
within less than 5%, the current is unaltered. Transistors fabricated using these purified arrays of 
SWNTs provide critical information on the effectiveness of the process. An optical microscope 
image of a device (channel length (L) of 200 µm and width (W) of 40 µm) is shown in Figure 3.3a. 
Representative transfer and output characteristics appear in Figure 3.3b and 3.3c, respectively. The 
ratio of currents in the on and off states (ION/IOFF) are >10
5, consistent with complete elimination 
of the m-SWNTs. Figure 3.3d shows switching ratios of 21 devices similar to the one in Fig. 3.3a. 
In all cases, ION/IOFF is greater than ~10
4, with some values that approach 106. For many of the 
devices, residual Tc-resist prevents complete elimination of the m-SWNTs entirely along their 
lengths. The possible origins of this residue emerge from quantitative analysis of the temperature 
induced by laser exposure, as described subsequently. 
The I-V characteristics of the transistors enable extraction of the effective mobility (µ) 
according to, 
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𝜇 =
𝐿
𝑉𝐷𝐶𝑊𝑊
∙
𝑑𝐼𝐷
𝑑𝑉𝐷
 
where L = 150 µm and W = 60 µm. CW is the specific capacitance per unit area of the aligned 
SWNT channel, as defined by 
𝐶𝑊 =
𝐷
[𝐶𝑄
−1 +
1
2𝜋𝜀0𝜀𝑆𝑖𝑂2
∙ ln [
Dsinh(2𝜋𝐸𝑂𝑇/𝐷)
𝜋𝑟 ]]
 
where D is the density of s-SWNTs per unit width, CQ is the quantum capacitance, r is the radius 
of the SWNTs, 𝜀0 is the permittivity of free space, 𝜀𝑆𝑖𝑂2 is the dielectric constant of the SiO2, and 
EOT is the equivalent oxide thickness of the dielectric stack[19], calculated by 
𝐸𝑂𝑇 =
𝑇𝐻𝑓𝑂2
𝜀𝐻𝑓𝑂2
∙ 𝜀𝑆𝑖𝑂2 +
𝑇𝑆𝑈8
𝜀𝑆𝑈8
∙ 𝜀𝑆𝑖𝑂2 
where T and ε are nominal thickness (20 nm HfO2 and 50 nm SU-8) and dielectric constant (~25 
for HfO2[20] and ~4 for SU-8[21]) for their respective materials. The devices in Figure 3.3d exhibit 
effective mobilities between ~ 900 cm2 V-1 s-1 and ~ 1300 cm2 V-1 s-1, consistent with previously 
reported values for devices built with pristine, unprocessed SWNTs in the long channel length 
limit, where effects from the contacts can be neglected[2, 13, 22]. 
3.6  Thermal Modeling of Infrared Absorption Induced Heating 
Thermal modeling provides both qualitative and quantitative insights into the distributions 
in temperature associated with laser exposure. A simple analytical model can be constructed for 
the case of an individual m-SWNT on quartz, as shown in the inset of Figure 3.4a. Here, the m-
SWNT serves as a surface heat source with power density defined by absorption of a pulsed IR 
laser source with Gaussian spot, as approximated using the Beer-Lambert law with absorption 
coefficients from the literature. The modeled m-SWNT has length L and width 2r, where r is the 
radius, as illustrated in Figure 3.7. An average laser power of P0 corresponds to an intensity 
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which gives the temperature distribution of the substrate as[23] 
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where T  is the ambient temperature,  is the substrate density,  k c  is the thermal 
diffusivity of the substrate with k as the thermal conductivity and c as the specific heat capacity. 
The temperature of the m-SWNT can be approximated as the average temperature of the heat 
source plus the temperature rise due to the existence of interfacial resistance, i.e. 
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where g is the interface thermal conductance between the m-SWNT and quartz. Here, 10nst  ,
0 1.0mst  , 5μm  , 0 4mWP   from experiments and 
-1 -16 W m Kk    , -32650 kg m   ,
1 1c 830 J kg K    , 7 2 1g 5 10 W m K      from the literature[13]. The radius r of the m-SWNT 
is 1.0 nm. The maximum temperature occurs at t t   and can be written approximately as 
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where Ei is the exponential integral. 
Figure 3.4a shows the maximum temperature evaluated along the axis of the m-SWNT. 
Figure 3.4b shows the maximum temperature along the m-SWNT (occurring at x = 0) vs time. The 
temperature rapidly rises to maximum at the onset of the laser pulse and cools within ~1 ns of the 
end of the pulse. Finite-element analysis (ABAQUS) yields similar results.  
The findings of Figure 3.4b suggest that the SWNTs completely cool to the ambient 
temperature between pulses, without appreciable cumulative heating. Figure 3.4c shows the 
maximum temperature as a function of laser power. The model suggests that the temperature can 
reach ~400 ºC, which is sufficient to degrade SWNTs in air[24]. Measurements on two terminal 
devices exposed at various laser powers for 20 minutes in air (Fig. 3.4d) confirm that current 
degradation begins at ~3 mW, corresponding to a predicted maximum temperature of ~ 350º C, 
consistent with the model. 
Finite-element results for the complete system, including the Tc-resist, appear in Figure 
3.5a. The maximum temperature, 370º C, is only slightly lower than that for the case of the bare 
m-SWNT described above. The temporal evolution of the temperature of the m-SWNT is also 
similar. The Tc-resist, by contrast, exhibits a time delayed thermal response due to thermal 
diffusion. Here, heating and cooling occurs within ~10 ns, still insignificant compared to the time 
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between laser pulses (1 ms). The temperature distribution at the top surface of the Tc-resist is in 
Figure 3.5b. The maximum temperature is ~17º C and occurs directly above the SWNT. This value 
is in the same range as, but somewhat higher than, that estimated for the case of TcEP based on 
heating induced by electrical current (~5º C). Although trench formation by laser exposure might 
be possible at reduced temperatures, the duration of the process would be unacceptable due to the 
decreased rates of flow. For constant heating by electrical current, trench formation occurs in ~ 5 
min at low temperatures. Because the laser pulse duration is only 0.1% of the period, estimated 
exposure times to form trenches would be ~3.5 days for similar induced temperatures. 
Another consequence of the high temperatures is that they can induce chemical 
modification in the Tc-resist in the immediate vicinity of the m-SWNTs. Heating a test structure 
that consists of a film of Tc-resist (capped with a thin layer of Au to prevent sublimation) to ~ 200º 
C reveals the effects. After removing the Au, thorough washing with organic solvent fails to fully 
remove the Tc-resist (Figure 3.6). This finding suggests that similar chemical changes are likely 
the cause of the residue often observed near the m-SWNTs after laser exposure. Use of a 
continuous wave laser at lower power could potentially avoid such effects by enabling operation 
at reduced temperatures. 
We note that the modeling results presented here simply provide guidance on underlying 
aspects of the process. The predicted temperatures depend critically on various parameters 
extracted from the experiments and from the literature. For example, the maximum temperatures 
increase exponentially with increasing absorption coefficient. Few reliable measurements of 
single-SWNT absorption coefficients exist[17]. In addition, reported values for the thermal 
interfacial conductance for SWNTs span a wide range, from 3 × 107 𝑊 ∙ 𝑚−2 ∙ 𝐾−1  to 1 ×
 108 𝑊 ∙ 𝑚−2 ∙ 𝐾−1 . Corresponding temperatures of m-SWNTs predicted by finite-element 
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modeling vary from 250º C to 450° C within this range. The maximum temperature at the top of 
the film, which is critical for thermocapillary flow, is, by contrast, largely insensitive to thermal 
interfacial conductance, with a variation of less than 5° C for this same range. Overall, the good 
correspondence between calculations and experimental observations supports the validity of the 
models and the materials parameters used here. 
3.7  Conclusion 
In summary, this work demonstrates a simplified, robust, and clean process for removing 
m-SWNTs from as-grown aligned arrays of SWNTs. The use of readily available lasers and 
materials make this process fully compatible with processing approaches that are already in 
widespread use in the semiconductor industry. Opportunities for future work include exploration 
of other wavelengths for enhanced selectivity, alternative laser sources for scaling of the 
purification process, and most importantly, optimized power and pulse durations to facilitate 
trench formation. 
3.8  Materials and Methods 
Synthesis of aligned arrays of SWNTs on Quartz: ST-cut single crystal quartz substrates 
(Hoffman Materials, Inc.) were thermally annealed in air at 900 °C for 12 hrs. Narrow stripes of 
Fe catalysts (2Å) were formed on annealed quartz substrates by electron beam evaporation (AJA 
ATC Orion 8E) and photolithography (AZ 5214E and Suss Microtech MJB 3). Heating at 900 °C 
for 1 hour in the reaction chamber induced formation of Fe nanoparticles. After slow cooling the 
substrate to room temperature, heating to 925 °C under hydrogen gas flow with 400 sccm for 10 
min fully reduced the catalyst. Chemical vapor deposition (CVD) growth was performed by 
flowing Ar (30 sccm) and H2 (30 sccm) through an ethanol bubbler at 925 °C for 30 minutes. 
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Synthesis of aligned arrays of SWNTs on Sapphire: R-plane cut single crystal sapphire substrates 
(Marketech International Inc.) were thermally annealed in air at 900 °C for 24 hrs. The remaining 
procedures for growth were identical to those used with quartz. 
Raman spectroscopy: Raman spectroscopy was conducted using a confocal micro-Raman 
system (Horiba LabRAM HR) at 532, 633, and 785 nm wavelengths. Lasers with 1 µm spot sizes 
were rastered in 0.5 µm steps to map the radial breathing mode of SWNTs across the substrate. 
Thermocapillary resist deposition: Deposition of 25 nm of α,α,α'-Tris(4-hydroxyphenyl)-1-
ethyl-4-isopropylbenzene was conducted via thermal evaporation at a rate of 0.5 Å/s. 
Laser exposure: Transparent resistive heaters were fabricated using ITO glass slides (Sigma-
Aldrich, USA) with patterned electrodes along opposite edges. These heaters were contacted to 
the back sides of the SWNT substrates. Voltage was applied to raise the temperature of the SWNT 
substrate to 70° C, as measured by type K thermocouples on the surface of the quartz. Nitrogen 
gas was gently flowed (< 5 psi) over the surface of the substrate to prevent oxidation and 
degradation of SWNTs during laser exposure and thermocapillary flow. The substrate and heater 
were magnetically attached to a mechanical stage. Exposures were performed using a pulsed laser 
with wavelength of 2500 nm, pulse duration of 10 ns, repetition rate of 1 kHz, and spot size of 5 
µm (Anasys nanoIR). 
Selective etching of m-SWNTs: Dry etching of SWNTs after laser exposure and trench formation 
was conducted using RIE (PlasmaTherm SLR-730); 5 sccm CF4, 1 sccm O2, 10 mTorr, 80 W, 17 
s. 
Device fabrication: SWNTs were patterned into regions with dimensions of 40 µm by 350 µm 
via photolithography (AZ 5214E and Suss Microtech MJB 4) and O2 plasma etching (MARCH 
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CS-1701 RIE). 2 nm Ti and 50 nm Pd bilayer contacts were deposited by electron beam 
evaporation (AJA ATC Orion 8E) and patterned into electrodes with widths of 60 µm and spacings 
of 150 µm apart by photolithography (AZ 5214E and Suss Microtech MJB 4) and lift-off 
processing. The gate dielectric was formed by spin coating a 50 nm thick film of a photodefinable 
epoxy (SU-8, 1:7 MicroChem SU-8 2002 diluted in Hexane) and baking at 250° C for 1 hour in 
glove box. 20 nm HfO2 was subsequently deposited at 120° C via ALD (Cambridge Nanotech 
Savannah). 2 nm Ti and 50 nm Au bilayer gate contacts were deposited by electron beam 
evaporation (AJA ATC Orion 8E) and patterned by photolithography (AZ 5214E and Suss 
Microtech MJB 4) and lift-off. Opening of the contact was performed by RIE etching 
(PlasmaTherm SLR-730). 
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3.10  Figures 
 
 
Figure 3.1 Schematic illustration of the laser-based TcEP process. (a) CVD growth yields aligned arrays of SWNTs form on quartz substrates. (b) Thermal evaporation 
of 25 nm of α,α,α'-Tris(4-hydroxyphenyl)-1-ethyl-4-isopropylbenzene (Tc-resist) establishes a uniform, conformal coating (i.e. Tc-resist) of the SWNTs. (c) A focused 
pulsed infrared laser (λ=2500 nm) raster scanned over the SWNTs selectively heats and induces trench formation at the m-SWNTs due to thermocapillary flows in the 
Tc-resist. (d) RIE selectively removes the SWNTs that are exposed by trench formation. (e) Finally, organic solvents are used to remove the Tc-resist. 
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Figure 3.2 (a) Contour map of trench formation as a function of average laser power and exposure time. The color scale indicates the percentage of SWNTs that yield 
trenches. AFM images of a sample of aligned SWNTs on quartz (b) before and (c) after Tc-resist deposition and laser exposure, showing selective trench formation. (d) 
Magnified AFM image of a sample after trench formation, which shows selectivity in this process. (e) AFM images of SWNTs on sapphire collected before (top) and 
after (middle) Tc-resist deposition and trench formation. Corresponding Raman mapping of RBM modes (bottom) of m-SWNTs (red) and s-SWNTs (blue) indicate 
selective trench formation at positions of m-SWNTs. (f) I-V characteristics for devices before and after exposure. The results indicate little to no current degradation. 
Histograms of IDS at VDS = 2 V of 22 devices before (g) and after (h) exposure. 
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Figure 3.3 (a) Optical microscopy image in reflection mode of a thin-film transistor fabricated using SWNTs purified using IR-based TcEP process. (b) Transfer and 
(c) output characteristics of a typical SWNT TFT. (d) Ion/Ioff switching ratios of 21 devices plotted vs. Ion current. 
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Figure 3.4 (a) Maximum temperature along the axis of the m-SWNT during pulsed laser exposure as calculated by analytical and finite element thermo mechanical 
modeling. The inset shows a schematic representation of the model, which includes bare m-SWNT on quartz. (b) Calculated maximum temperature of the m-SWNT as 
a function of time. (c) Calculated maximum temperature of the m-SWNTs as a function of average laser power. (d) Current retention of two terminal devices fabricated 
with as-grown SWNTs after exposure at varying IR laser powers. Device degradation occurs at ~ 3.5 mW, corresponding to temperatures of ~ 350º C according to the 
models. 
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Figure 3.5 Finite element modeling of temperature distribution of a sample consisting of m-SWNT coated by 25 nm Tc-resist on quartz during IR pulsed laser exposure. 
The average laser power is 4 mW with a pulse duration of 10 ns and period of 1 ms. The cross sectional face is located at the center of of the laser spot (x = 0). 
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Figure 3.6 (a) Schematic diagram of as-grown aligned SWNTs on quartz, coated by 25 nm of thermally evaporated Tc-resist and finally capped by 25nm of e-beam 
evaporated Au. (b) Thickness of residue remaining after thorough acetone rinse and soak vs. hotplate baking temperature. 
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Figure 3.7 Schematic diagram of a single m-SWNT on a bare quartz substrate used for analytical modeling of thermal distributions in the m-SWNT during pulsed IR 
laser exposure. 
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CHAPTER 4  
HIGH DENSITY ALIGNED ARRAYS OF SWNTS VIA ITERATIVE TRANSFER 
PRINTING  
4.1  Introduction 
The aligned array is the ideal geometry for integration of SWNTs into high performance 
TFTs. Aligned arrays of SWNTs are most commonly synthesized via CVD on quartz, typically 
yielding lateral densities between 1 and 10 SWNTs per micrometer[1, 2]. Assuming SWNTs with 
mean diameter of 1 nm, this lateral density corresponds to only 0.1% to 1% of areal coverage. Low 
pressure CVD has yielded up to 30 SWNTs/µm[3]. Iterative growth processes, in which CVD 
growth is initiated twice, resulted in 20-30 SWNTs/µm with peak density approaching 45 
SWNTs/µm[4]. Stacked multiple transfer, in which multiple layers of Au encapsulated SWNTs 
are stacked, show some promise, achieving 4 times densification and ~55 SWNTs/µm[3]. 
However, according to recent projections, lateral densities of at least 125 SWNTs must be 
demonstrated[5] in order to realize high performance SWNT TFTs. Below, we introduce an 
advanced method that utilizes iterative transfer printing to achieve high density aligned SWNTs.  
4.2  Transfer Printing Process 
Figure 4.1 shows a schematic representation of the iterative transfer process. First, aligned 
arrays of SWNTs are grown on quartz via CVD using previously reported conditions[6](Fig. 4.1a). 
Next, deposition and patterning of alignment markers (100 nm Au) via e-beam evaporation and 
photolithography (Fig. 4.1b) allows for alignment during the transfer printing process. High 
precision alignment is critical for this process because it ensures perfect alignment of the SWNTs 
as well as catalyst regions. As discussed in chapter 1, catalyst regions consist mostly of randomly 
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oriented SWNTs. Transfer printing without proper alignment would result in catalyst regions 
overlapping aligned SWNTs, rendering the sample unusable for TFTs. Next, drop casting a 
solution of 10% polyvinyl alcohol (PVA) in DI and curing at 65ºC on a hotplate for ~7 minutes 
until just cured results in a ~500 µm layer of PVA (Fig. 4.1c). This layer, hereinafter referred to 
as the encapsulation medium, fully encapsulates the SWNTs and facilitates ease of pickup and 
printing. The PVA encapsulated SWNT film is retrieved using thermal release tape (Nitto Denko 
Revalpha) (Fig. 4.1d) and print onto a quartz receiving substrate with CVD-grown aligned arrays 
and pre-patterned alignment markers (Fig. 4.1e). Finally, PVA dissolution using DI (Fig. 4.1f) 
completes the process. We repeat this process multiple times, doubling the density with each 
iteration. Density increases exponentially with each transfer process, while previous attempts using 
serial transfer processes only increase density linearly[3]. 
4.3  Encapsulation Medium 
 The most widely accepted encapsulation medium for transfer printing SWNTs is Au film[3, 
7, 8] deposited using electron beam evaporation. A sacrificial polymer layer, usually PMMA, is 
cured on Au film to add structural rigidity. The entire structure is then transferred with a 
polydimethylsiloxane (PDMS) elastomeric stamp to the receiving substrate. The sacrificial 
polymer layer is then removed with a compatible solvent, and finally the Au film is etched using 
KI-based Au etchant. In Figure 4.2, we compare the cleanliness of Au and PVA as encapsulation 
media. AFM scans of aligned arrays after 3 iterations of transfers using 100nm Au with PMMA 
sacrificial layer (Fig. 4.2a) and ~500 µm PVA (Fig. 4.2b) are shown. In the sample transferred 
using Au, dense residue is present across the entire sample, nearly completely obscuring the 
SWNTs. We suspect these residual particles to be a result of a chemical reaction occurring during 
the Au etching process, most likely between the Au etchant and any residual polymer from the 
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sacrificial layer or Fe nanoparticles used as a catalyst during the SWNT growth process. The 
sample transferred with PVA shows significant improvement. Residual particles remain, but are 
significantly smaller and sparsely distributed. When the fourth transfer iteration was attempted 
using the Au sample, the abundant residue prevented successful pickup of the SWNTs by the 
encapsulation layer. The sample transferred with PVA, however, continued to be viable. 
4.4  Results 
 Using this transfer technique in an iterative manner, we were able to demonstrate high 
density aligned arrays of SWNTs. We show SEM images of as-grown aligned arrays of SWNTs 
(Fig. 4.3a) and after 4 iterations of transfers (Fig. 4.3b). Before transfer, the images show average 
lateral density of 8 SWNTs/µm. Flawless transfers should lead to doubling of the lateral density 
with each iteration, thereby predicting density of 128 SWNT/µm after 4 iterations. After 4 transfers, 
the SEM images indicate that the density is ~100 SWNTs/µm, indicating that the yield after each 
transfer was relatively high. Some SWNTs may not have been picked up due the presence of 
residue during the latter iterations or may have been lost during dissolution of the encapsulation 
layer. Additionally, it is likely that some SWNTs may have been transferred directly above another, 
making them difficult to resolve via SEM.  Due to the high precision alignment process, orientation 
of the transferred SWNTs match nearly perfectly. 
4.5  Raman Spectroscopy 
 Finally, Raman spectroscopy was performed on the high density aligned arrays to verify 
the state of the SWNTs after transfer. A direct comparison of normalized Raman spectra from 
before and after transfers is shown in Figure 4.4a. The D-band, a direct indication of the presence 
of defects is identically negligible in both substrates, indicating the lack of defects introduced 
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during the transfer process. We also note that the 2D band, an overtone of the G band, is much 
more pronounced in the high density sample. In Figure 4.4b and 4.4c, we compare the full-width 
half-maximum and peak intensity of the 2D band normalized with respect to the G band of a 
sample after each iteration of the transfer process. A distinct trend is observed in each case. We 
also included, in each plot, a corresponding value taken from the Raman spectra of a random 
network SWNT sample with areal density approximately equal to that of the 100 SWNT/µm 
aligned array. This value corresponds well to the high density transferred aligned arrays. 
4.6  Conclusion 
 We have developed a technique using multiple iterations of clean and precise aligned 
transfer printing to achieve high density aligned arrays of SWNTs. Two key aspects developed for 
this process are the precision alignment and PVA encapsulation layer. With this process, we were 
able to achieve perfectly aligned arrays with average density of approximately 100 SWNTs/µm. 
Raman spectroscopy confirms defect-free SWNTs after the iterative transfer process. Further 
optimization of this transfer process may lead to yet cleaner, higher density substrates. 
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4.8  Figures 
 
Figure 4.1 Schematic for iterative transfer process. 
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Figure 4.2 AFM of aligned array sample on quartz after three iterations of transfer using (a) 100nm Au and (b) ~500µm PVA as the encapsulation layer. 
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Figure 4.3 (a) Low (left) and high (right) magnification SEM images of as-grown aligned arrays of SWNTs with lateral density of 8 SWNTs/µm. (b) Low (left) and 
high (right) magnification SEM images of aligned arrays of SWNTs after 4 transfer iterations showing lateral density of ~100 SWNTs/µm. All scale bars are 500nm. 
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Figure 4.4 (a) Normalized Raman spectra of as-grown aligned arrays of SWNTs and a high lateral density substrate after 4 transfers. A comparison of the 2D band (b) 
full-width half-maximum and (c) peak intensity of the two substrates, normalized with respect to the G-band. The error bars taken correspond to the variability between 
Raman spectra taken at various points on the sample. The red point corresponds to Raman spectrum taken from a random network SWNT sample with areal density 
approximately equal to that of the 100 SWNT/µm aligned array. 
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CHAPTER 5  
INTEGRATION OF SWNTS AND GRAPHENE FOR THIN FILM TRANSISTORS VIA 
TRANSFER PRINTING 
Significant portions of this chapter were published as “Monolithic Integration of Arrays of 
Single-Walled Carbon Nanotubes and Sheets of Graphene,” Suckwon Hong†, Frank Du†, Wei 
Lan, Sangmin Kim, Hoon-Sik Kim and John A. Rogers*, Advanced Materials, 23(33), 3821–3826 
(2011). Reproduced with permission. 
5.1  Introduction 
Single-walled carbon nanotubes (SWNTs) and graphene are of great interest due to their 
exceptional electrical, thermal and mechanical properties [1-3]. Thus far, extensive has explored 
the use of these carbon nanomaterials in field-effect transistors, sensors, and transparent 
conductors [4, 5]. As a first step toward all carbon-based electronics, the monolithic integration of 
nanotubes and graphene in ultrathin-film type devices and test structures represents a natural 
possibility that could be important both for scientific study and applications. A key technical 
challenge is that graphene and SWNTs, particularly in array formats, are typically formed using 
incompatible growth conditions, catalysts and substrates. A potential solution lies in the emergence 
of methods [6-8], some with exceptionally high levels of engineering sophistication [9], for 
transferring these and other classes of nanomaterials from one substrate to another.  
In this chapter, we describe transfer printing strategies to fabricate transistors that 
incorporate perfectly aligned arrays of SWNTs [10-12] for the semiconductor and sheets of 
graphene for the source, drain and gate electrodes. This process involves optimized growth 
conditions for each material separately because integration occurs in a subsequent step. The 
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resulting devices have ultrathin layouts, with high levels of optical transparency throughout the 
visible range. Furthermore, we directly compare graphene and Pd as electrodes for SWNT devices 
by fabricating two-terminal test structures with asymmetric contacts.  Characterization of the 
electrical responses reveals the key properties and provides some preliminary insights into physics 
and materials aspects of electrical contacts between graphene and SWNTs. 
5.2  Transfer Printing and Device Fabrication 
To form sheets of graphene and arrays of SWNTs, we used chemical vapor deposition 
(CVD) with uniform films of Ni (300 nm; electron beam evaporation) on thermally grown SiO2 
(300 nm)/Si substrates and narrow stripes of Fe (1-5 Å; electron beam evaporation) on pre-
annealed (8hrs, 900°C in air) ST-cut quartz substrates (Hoffman Materials, Inc.), respectively. For 
the former, flowing a mixture of Ar (900 sccm) and H2 (700 sccm) through a quartz reaction 
chamber (1 in diameter) containing the substrate at 950 °C for 30 min removes any surface oxide 
layer, and promotes grain growth and a reduction in surface roughness. Next, flowing a mixture of 
Ar (300 sccm), H2 (200 sccm), and methane (10 sccm) for 3 min at 965 °C followed by cooling  at 
~ 8 °C sec-1 leads to precipitation of graphene on the surface of the Ni. For the SWNT arrays, 
annealing the substrate at 900 °C for 1 hr in a quartz reaction chamber oxidizes the Fe catalyst. 
Cooling the substrate to room temperature and then heating to 925 °C with H2 (400 sccm) for 10 
min reduces the catalyst. CVD for 20 min with a flow of Ar (20 sccm) and H2 (20 sccm) introduced 
through an ethanol bubbler yields aligned arrays of SWNTs. For both graphene and SWNTs, the 
growth techniques follow recent reports [13-18]. 
Figure 5.1 provides a schematic illustration of the integration process. Here, the quartz 
growth wafer forms the device substrate. The first step involves photolithography and etching with 
an oxygen plasma to define patterns of graphene electrodes on the Ni/SiO2/Si growth substrate. 
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Next, a commercial etchant (Transene, Inc) eliminates the Ni, thereby leaving the patterned 
graphene supported directly on the SiO2/Si substrate. Uniformly evaporating a thin layer of Au 
(100 nm) and spin casting a film of polyimide (PI; 1.5 µm) forms a bilayer that serves as a backing 
support for the graphene. Lifting the entire sheet with a soft, elastomeric stamp of 
poly(dimethylsiloxane) (PDMS), followed by aligned transfer printing delivers the sheet onto the 
SWNTs, with the electrode patterns placed in the regions between adjacent Fe catalyst lines (Fig. 
5.1b). Wet and dry etching of the Au and PI with a commercial etchant (Transene Inc.) and an 
oxygen plasma, respectively, completes this first level of graphene/SWNT integration. Oxygen 
plasma etching through a photolithographically defined mask removes the SWNTs not located in 
the gaps between adjacent pairs of graphene electrodes (Fig. 5.1c), to provide electrical isolation. 
Summary of electrical measurements on the resulting arrays of two terminal graphene/SWNT 
devices appears subsequently. Fabrication of transistors proceeds with deposition of a gate 
dielectric of HfO2, consisting of a bilayer of material deposited by atomic layer deposition (ALD) 
and electron beam evaporation to thicknesses of 5 nm and 45 nm, respectively. Transfer printing 
a uniform sheet of graphene on top of the HfO2 and then patterning it by photolithography and 
etching defines the gate electrodes (Fig. 5.1d and Fig. 5.1e). Patterned removal of HfO2 exposes 
parts of the source/drain electrodes to enable electrical probing, thereby completing the fabrication 
(Fig. 5.1f).     
Figure 5.2a and 5.2b provide optical and atomic force microscope (AFM) images of 
graphene transferred onto substrates of SiO2/Si. All observed properties, ranging from the total 
thickness (0.6-2.0 nm) to the presence of small wrinkles, are consistent with previous reports [16, 
17]. The Raman spectra (Fig. 5.2c, λ = 532 nm) exhibit typical features, including small D band 
intensity consistent with low levels of defects and local disorder. Figure 5.2d shows an optical 
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microscope image of such graphene in the form of patterned electrodes transferred onto aligned 
SWNTs on quartz. A representative channel region appears in the scanning electron microscope 
(SEM) image of Fig. 5.2e. Close examination by AFM (Fig. 5.2f and 5.2g) suggests that the 
individual SWNT are conformally wrapped by the overlying graphene electrodes (Fig. 5.2f), and 
that the SWNTs maintain excellent alignment throughout the process (Fig. 5.2g). A pair of 
representative results of electrical measurements of these two channel devices at room temperature, 
before (solid circles) and after (open circles) thermal annealing at 1000 °C for 1 hr in an Ar 
environment appear in Fig. 5.2h, along with linear fits. To within measurement uncertainty, the 
structures exhibit a purely Ohmic response, with moderately reduced resistance for the annealed 
device. From such data the inverse of the average conductance of an individual SWNT was found 
to be ~200 kΩ/ µm, comparable to previous reports [11, 19]. A histogram of device resistances 
inferred from the slopes of curves like those of Fig. 5.2h appears in Fig. 5.2i. The variations 
observed here result from differences in contact properties as well as variations in the number of 
SWNTs in each device, due to spatial non-uniformities in the densities of the SWNTs. The local 
density of SWNTs, determined by analysis of SEM images collected at various locations, ranged 
from ~0.7 to ~1.1 SWNT µm-1. These variations account for most of the observed trends in the 
electrical data, where the deviations in resistance are ~ 15 % as shown in Fig. 5.2i.  
5.3  Comparing Electrodes 
In particular, two-terminal devices with Pd-Pd, Pd-graphene, and graphene-graphene 
contacts were fabricated on the same set of aligned SWNTs as shown in Fig. 5.2j. Pd contacts 
(Ti(1 nm)/Pd(40 nm)) were formed directly, using electron beam evaporated material and 
photolithography. Oxygen plasma etching of SWNTs through a photolithographically defined 
mask provided electrical isolation. An SEM image of the channel regions of all three devices 
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appears in Fig. 5.2k (Pd-Pd, Pd-graphene, graphene-graphene, each with channel lengths of ~20 
m). Electrical measurements of a representative set of devices are presented in Fig. 5.2l. In a 
study of 7 sets of devices, those with graphene-graphene electrodes generated ~10% higher current 
levels than their Pd-Pd counterparts utilizing identical SWNTs, indicating graphene as a slightly 
superior contact material. 
5.4  Device Characteristics 
Figure 5.3a presents transfer characteristics of a representative transistor, without (solid 
circles) and with (open circles) thermal annealing (as described previously, performed before 
definition of the gate electrode and gate dielectric). The graph shows the drain current (Id) as a 
function of gate voltage (Vg), for Vg between -3 and 3 V with a source/drain bias (Vds) of 0.05 V. 
Here, the channel length, LC, and the channel width, W are 5 µm and 100 µm, respectively. The 
inset shows typical output characteristics (Vg: -3 to -1 V from the top, 0.5 V step). Consistent with 
the two terminal devices, transistors that were annealed exhibit improved currents, throughout the 
entire range of voltages. A potentially relevant aspect of these transistors for applications in display 
and other areas is that they are transparent over the entire visible range, as illustrated by the 
transmittance measurements in Fig. 5.3b. The inset provides a picture of an array of devices, 
positioned above printed characters on a white paper; the dashed box highlights the location of the 
transistors.  
From the transfer curves, the linear-regime mobilities, µ can be calculated using the peak 
transconductance at a source/drain bias (Vds) of 0.05 V and a rigorous capacitance model. Here, 
we define the effective field-effect mobility, µ as  
d
d w g
dIL
V C W dV
    
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where CW is the specific capacitance per unit area for the electrostatic coupling of the aligned 
arrays of SWNTs to the planar gate, according to the following expression [8, 15]: 
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where D is the density of the arrays of SWNTs per unit width, CQ is the quantum capacitance, t is 
the distance to the gate dielectric, ε0 is the permittivity of free space, εs is the dielectric constant of 
the gate dielectric, and r is the radius of the SWNTs. We consider only the semiconducting SWNTs 
for the estimation of D. For the dielectric constant of the hafnium oxide and the quantum 
capacitance of nanotubes, we used 10 and ~ 3.2 × 10-10 F m-1, respectively. Figure 5.3c shows 
calculated mobilities from devices with different channel lengths (i.e., LC = 5, 10, 20 and 40 µm; 
10 devices for each dimension) and W = 100 µm for all devices. The values are as high as ~ 1000 
cm2 V-1  s-1  (median ~ 800 cm2 V-1 s-1) and ~ 900 cm2 V-1 s-1 (median ~ 780 cm2 V-1 s-1) with 
(open circles) and without (solid circles) thermal annealing, respectively.  
The monotonic decrease in mobility with channel length evident in Fig. 5.3c suggests non-
negligible role of contacts in the device operation. However, since the electrodes correspond to 
relatively thick (~2 nm), multilayer graphene films, electrostatic screening is expected to result in 
negligible field effect modulation of the sheet resistance, consistent with previous reports [20]. 
The ability to make large arrays of devices enables the study of this aspect, via scaling properties. 
Figure 5.3d provides a set of plots that correspond to transmission-line method (TLM) analysis of 
measured transfer curves. This analysis considers only scaling of the resistances associated with 
the semiconducting SWNTs, for devices with a range of channel lengths (i.e., LC = 5, 10, 20 and 
40 µm; 10 devices for each dimension) at different gate voltages (i.e., Vg = - 3, - 0.3, 0 and 0.6 V). 
Since the metallic SWNTs are, nominally, not modulated by the gate, we consider only 
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semiconducting SWNTs in an approximate procedure that involves subtracting the minimum 
current (Ioff) (which occurs at Vg near 1.6 V for devices reported here), from the measured currents 
used in the TLM analysis [19]. The inset shows of the channel length dependence of resistances 
associated with the metallic SWNTs, inferred in this manner. The approximately zero intercept in 
this plot is consistent with negligible contact resistances to the metallic tubes. The slope and the 
estimated density of metallic SWNTs yield a resistance per unit length of ~50 kΩ µm-1, similar to 
previous reports [14, 19]. Linear fits to the data of Fig. 5.3d can be used to determine the 
graphene/SWNT contact resistance (from the intercept) and the effective mobility (from the slope) 
of the devices. Uncertainties in the data, resulting primarily from device to device variations in 
properties, frustrate precise determination of the contact resistances. We can conclude, however, 
that the gate modulation of the contacts plays a negligible role in device operation, and that the 
resistance is in the same range as that observed in otherwise similar devices that use Pd for contacts 
[19]. The slopes of the curves in Fig. 5.3d yield an estimate of the mobility that accounts for the 
effects of contacts. The value determined in this manner, ~1200 cm2 V-1 s-1, is consistent with 
values in the long channel length limit (Fig. 5.3c) and previous reports [19]. 
The histograms in Fig. 5.3e summarize statistical properties for 20 devices (LC = 5 µm; W 
= 100 µm) without (black bars) and with (white bars) thermal annealing. Metrics for comparison 
include the difference in the maximum and minimum current levels (corresponding, approximately, 
to current through the semiconducting SWNTs), the minimum current (corresponding, 
approximately, to current through the metallic SWNTs), Vg at minimum current and the 
transconductance. As for the two terminal devices, most of the variations observed here can be 
associated with spatial variations in the density of the SWNTs. Also, annealing tends to increase 
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contributions of current flow through metallic and semiconducting tubes by roughly the same 
amount, ~25 %. We observe no significant change for Vg at minimum current or transconductance. 
5.5  Conclusion 
In summary, this chapter demonstrates the use of transfer printing techniques to achieve 
monolithic integration of graphene sheets and aligned arrays of SWNTs, including demonstrations 
in transistors and two terminal devices. These results suggest that SWNTs and graphene films can 
be combined effectively to yield functioning devices, useful for study of basic properties and with 
some potential for applications. In addition, graphene/SWNT transistors can exploit the unique 
optical (i.e. transparency) and mechanical (i.e. high strain at fracture) properties of graphene 
without any significant sacrifice in performance compared to more conventional devices built with 
Pd electrodes. The same procedures should also be applicable to multilayer configurations, crossed 
junctions and other layouts that incorporate graphene and SWNTs in integrated forms that are 
more complex than those illustrated here. 
5.6  Experimental 
Synthesis of aligned arrays of SWNTs: ST-cut single crystal quartz substrates (Hoffman 
Materials, Inc.) were thermally annealed in air at 900 °C for 8 hrs. Narrow stripes of Fe catalysts 
(1-5Å) were deposited by electron beam evaporation (Temescal BJD1800) and patterned using 
photolithography (AZ 5214). Heating the prepared substrate at 900 °C for 1 hr in quartz reaction 
chamber oxidized the Fe catalysts. After slow cooling the substrate to room temperature, heating 
to 925 °C under hydrogen gas flow with 400 sccm for 10 min fully reduced the catalyst. Chemical 
vapor deposition (CVD) growth was performed for 20 min with a mixture gas flow of Ar (20 sccm) 
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and H2 (20 sccm), introduced through an ethanol bubbler at 925 °C, yielded aligned arrays of 
SWNTs. 
Synthesis of graphene and transfer printing process: Catalytic Ni films (300 nm) were 
prepared by electron beam evaporation (Temescal BJD1800) on thermally grown SiO2 on silicon 
wafers. Substrates prepared in this manner were annealed at 950 °C for 30 min under the gas flow 
condition of Ar (900 sccm) and H2 (700 sccm) through a quartz reaction chamber. Next, CVD 
growth was performed for 3 min at 965 °C with a mixture gas flow of Ar (300 sccm), H2 (200 
sccm), and methane (10 sccm) followed by fast cooling  at ~ 8 °C sec-1 to precipitate graphene on 
the surface of the Ni film. 
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5.8  Figures 
 
Figure 5.1 Schematic illustration of a process for integrating sheets of graphene and aligned arrays of single walled carbon nanotubes (SWNTs) into devices and test 
structures. The first step, not shown explicitly here, involves the separate growth of graphene and SWNTs on SiO2/Si and quartz substrates, respectively. Next, an 
aligned transfer printing procedure delivers patterned electrodes of graphene, along with the supporting layers of Au/PI, onto the SWNTs in the regions between adjacent 
catalyst lines. Wet and dry etching removes the Au and PI, respectively, to complete this first level of graphene/SWNT integration. Electrical isolation by patterned 
removal of the SWNTs with an oxygen plasma yields arrays of two terminal electrical devices. To fabricate transistors, a dielectric layer (HfO2) is formed by electron 
beam evaporation and atomic layer deposition (ALD), and graphene gate electrodes are then transfer printed onto the channel region. Lastly, removing regions of the 
HfO2 exposes the graphene source/drain electrodes for electrical probing. 
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Figure 5.2 contd. (a) Optical image of a sheet of graphene on a SiO2 (300 nm)/Si substrate, showing an edge and the underlying SiO2 surface. (b) AFM image, illustrating 
wrinkles. (c) Raman spectra in the range of 1100-3000 cm-1; the excitation wavelength is 532 nm. (d) Reflection-mode optical image of pairs of graphene electrodes on 
aligned arrays of SWNTs on a quartz substrate. (e) A magnified SEM image, marked in (d), provides a view of individual aligned SWNTs between two graphene 
electrodes. (f) AFM image of junctions between graphene electrodes and SWNTs; the left side in the graphene region clearly show the SWNTs embedded underneath 
the graphene electrode. (g) AFM image of SWNTs between two graphene electrodes. (h) I-V characteristics for representative devices; linear fits define effective 
resistance. (i) Histogram of the resistance between pairs of graphene electrodes for devices before (black bars) and after (white bars) thermal annealing. (j) Optical 
micrograph of three, two-terminal devices with Pd-Pd, Pd-graphene, and graphene-graphene electrodes fabricated on the same set of aligned SWNTs. (k) Colorized 
SEM image of the channel regions, where graphene and Pd appear blue and white, respectively. All devices have approximately 20µm channel lengths. (l) Representative 
I-V characteristics for devices similar to those shown on the left. 
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Figure 5.3 (a) Drain current (Id) as a function of gate voltage (Vg) for a source/drain bias (Vds) of 0.05 V, measured on a transistor (LC = 5 µm, W = 100 µm) that 
incorporates aligned arrays of SWNTs and graphene electrodes without (solid circles) and with (open circles) thermal annealing. The inset shows typical output 
characteristics (Vg: -3 to -1 V from the top, 0.5 V step). (b) Optical transmittance of integrated SWNT-graphene transistors on a quartz substrate. The transmittance is ~ 
75 % at a wavelength of 550 nm. The inset shows a picture; the dashed box area with faint grey color indicates the location of the arrays of transistors. (c) Mobility 
versus channel length for such transistors, determined from measured transfer curves (open and solid circles for without and with thermal annealing, respectively) and 
rigorous capacitance models; channel widths of all devices are 100 µm. The inset shows an optical microscope image (reflection-mode) of arrays of transistors on a 
quartz substrate with enhanced contrast. (d) TLM plots extracted from the estimated contribution of semiconducting SWNTs to measured transfer curves, for LC of 5, 
10, 20 and 40 µm at Vg of - 3, - 0.3, 0 and 0.6 V. The inset shows a similar scaling plot for contributions from metallic SWNTs. (e) Histograms of the difference in the 
maximum current (Vg = - 3 V) and minimum current, minimum current, Vg at minimum current and transconductance extracted from the linear regime of transfer curves 
from each of 20 devices without (black bars) and with (white bars) thermal annealing.   
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Figure 5.4  I-V characteristics of Pd-Pd, Pd-graphene, and graphene-graphene devices. 
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CHAPTER 6  
CONCLUSIONS AND OUTLOOK 
As described in the introductory material, aligned arrays of SWNTs grown on quartz 
represent the best thin film geometry for high performance SWNT TFTs. In this document, we 
have presented a detailed study of SWNT populations within aligned arrays and their effect on 
device variation. We have also demonstrated new techniques for purification, densification, and 
integration of aligned arrays of SWNTs, which represent the three core challenges to realizing 
advanced SWNT electronics. Despite these advances, critical questions remain. 
First and foremost, complete removal of m-SWNTs was not achieved due to the residue 
remaining from the organic coating after high temperature annealing. This can be easily resolved 
by increasing pulse duration and decreasing peak intensity, thereby reducing the maximum 
temperature of the SWNT during purification and eliminating the residue. Finding a more suitable 
laser source also has other distinct advantages. Longer pulse widths allow for shorter total exposure 
times and lower peak intensities, and therefore higher throughput and less chance of damaging the 
SWNTs, even in an oxygen environment. 
The IR-based TcEP technique, although simple, clean, and robust, is inherently a serial 
process. Scaling, although possible, will require the development of high power industrial lasers 
with capable of large area exposure.  
Purification of high density aligned arrays remains unresolved. Trenches formed using the 
TcEP process are typically ~250 nm wide, limiting the maximum density that can be processed 
using this technique to ~12 SWNTs/µm. Thinner, more etch resistant coatings must be investigated 
to allow for narrower trenches. 
 105 
Iterative transfer printing can yield higher density samples than previously achieved. More 
importantly, this process also facilitated the development of two key technologies, which we 
believe will be important to the future of SWNTs electronics. First, we achieved high precision 
aligned transfer of SWNTs, accurate to within ~5 µm. Second, a cleaner alternative transfer 
medium was discovered. 
Despite these optimizations, the transfer process generates substantial residue after many 
iterations, preventing sufficient electrical contact to the SWNTs. This is a difficult problem to 
overcome, since chemical removal of any encapsulation medium will likely result in some residue. 
Transfer printing also allows for integration of SWNTs onto a wide variety of substrates 
and with other novel electronic materials such as graphene. Further investigations into alternative 
schemes will open new opportunities for SWNTs aligned arrays in modern electronics.  
The pathway to high performance SWNT electronics will not likely come from one 
technique. Instead, it will likely be paved by the adoption of multiple highly optimized strategies. 
First, highly optimized LPCVD growth techniques will allow for moderate starting densities of 
~20 SWNTs/µm. Integrating simplified TcEP processes with thinner, more robust coatings will 
facilitate purification with higher density samples. Consequently, this will allow for fewer transfer 
iterations to achieve the ultimate goal of high density, perfectly aligned arrays of pure s-SWNTs 
on a wide variety of substrates. Overall, we believe that the research presented in this work is a 
significant step forward towards achieving this goal. 
